|
Volumn 29, Issue 1-2, 1997, Pages 79-98
|
Symbolic techniques for formally verifying industrial systems
|
Author keywords
Binary decision diagrams; CTL; Futurebus+; PCI Local Bus; Quantitative timing analysis; SMV; Symbolic model checking; Temporal logic model checking
|
Indexed keywords
ALGORITHMS;
COMPUTER SIMULATION;
COMPUTER SYSTEMS;
COMPUTER TESTING;
ERROR CORRECTION;
ERRORS;
FORMAL LOGIC;
BINARY DECISION DIAGRAMS;
QUANTITATIVE TIMING ANALYSIS;
SYMBOLIC MODEL CHECKING;
SYMBOLIC TECHNIQUES;
TEMPORAL LOGIC MODEL CHECKING;
VERIFICATION;
COMPUTER APPLICATIONS;
|
EID: 0031188120
PISSN: 01676423
EISSN: None
Source Type: Journal
DOI: 10.1016/s0167-6423(96)00030-5 Document Type: Article |
Times cited : (5)
|
References (11)
|