A TDM-based multibus packet switch

IEEE Transactions on Communications

Volumn 45, Issue 7, 1997, Pages 859-866

  Leung, Yiu Wing ^a   Yum, Tak Shing ^b  

^a HONG KONG POLYTECHNIC UNIVERSITY   (Hong Kong)

^b CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Packet switches; Queueing analysis

Indexed keywords

COMPUTER SIMULATION; NUMERICAL ANALYSIS; PROBABILITY; QUEUEING THEORY; SWITCHING NETWORKS; TELECOMMUNICATION LINKS; TELECOMMUNICATION TRAFFIC; TIME DIVISION MULTIPLEXING;

MULTIBUS PACKET SWITCH; PACKET DELAY; PACKET LOSS PROBABILITY;

PACKET SWITCHING;

EID: 0031186712     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/26.602591     Document Type: Article

References (20)

1. F. A. Tobagi, "Fast packet switch architectures for broadband integrated services digital networks," Proc. IEEE, vol. 78, pp. 133-167, Jan. 1990.
2. H. Ahmadi and W. E. Denzel, "A survey of modern high-performance switching techniques," IEEE J. Select. Areas Commun., vol. 7, pp. 1091-1103, Sept. 1989.
3. J. Garcia-Haro and A. Jajszczyk, "ATM shared-memory switching architectures," IEEE Network, pp. 18-26, July/Aug. 1994.
4. N. Endo, T. Kozaki, T. Ohuchi, H. Kuwahara, and S. Gohara, "Shared buffer memory switch for an ATM exchange," IEEE Trans. Commun. vol. 41, pp. 237-245, Jan. 1993.
5. I. Cidon and I. Gopal, "PARIS: An approach to integrated high speed private networks," Int. J. Digital Analog Cabled Syst., vol. 1, pp. 77-85, 1988.
6. I. Cidon, I. Gopal, G. Grover, and M. Sidi, "Real time packet switching: A performance analysis," IEEE J. Select. Areas Commun., vol. 6, pp. 1576-1586, Dec. 1988.
7. I. Gopal, R. Guerin, J. Janniello, and V. Theoharakis, "ATM support in a transparent network," IEEE Network, pp. 62-68, Nov. 1992.
8. H. Suzuki, H. Nagano, T. Suzuki, T. Takeuchi, and S. Iwasaki, "Output buffer switch architecture for asynchronous transfer mode," in Proc. IEEE ICC'89, pp. 99-103.
9. S. Nojima, E. Tsutsui, H. Fukuda, and M. Hashimoto, "Integrated services packet network using bus matrix switch," IEEE J. Select. Areas Commun., vol. SAC-5, pp. 1284-1292, Oct. 1987.
10. C. Fayet, A. Jacques, and G. Pujolle, "High speed switching for ATM: The BSS," Comput. Networks ISDN Syst., vol. 26, pp. 1225-1234, 1994.
11. I. Cidon, I. Gopal, M. A. Kaplan, and S. Kutten, "A distributed control architecture of high speed networks," IEEE Trans. Commun., vol. 43, pp. 1950-1960, May 1995.
12. R. Fan, H. Suzuki, K. Yamada, and N. Matsuura, "Expandable ATOM switch architecture (XATOM) for ATM LAN's," in Proc. IEEE ICC'94, pp. 402-409.
13. Y. M. Kim and K. Y. Lee, "PR-Banyan: A packet switch with a pseudorandomizer for nonuniform traffic," IEEE Trans. Commun., vol. 41, pp. 1039-1042, July 1993.
14. I. Widjaja and A. Leon-Garcia, "The Helical switch: A multipath ATM switch which preserves cell sequence," IEEE Trans. Commun., vol. 42, pp. 2618-2629, Aug. 1994.
15. D. X. Chen and J. W. Mark, "SCOQ: A fast packet switch with shared concentration and output queueing," IEEE/ACM Trans. Networking, vol. 1, pp. 142-151, Feb. 1993.
16. T. T. Lee and S. C. Liew, "Broadband packet switches based on dilated interconnection networks," IEEE Trans. Commun., vol. 42, pp. 732-744, Feb. 1994.
17. S. C. Liew and T. T. Lee, "N log N dual shuffle-exchange network with error-correcting routing," IEEE Trans. Commun., vol. 42, pp. 754-766, Feb. 1994.
18. A. Pattavina, "Nonblocking architectures for ATM switching," IEEE Commun. Mag., pp. 38-48, Feb. 1993.
19. F. Kamoun and L. Kleinrock, "Analysis of shared finite storage in a computer network node environment under general traffic conditions," IEEE Trans. Commun., vol. COM-28, pp. 992-1003, July 1980.
20. T. S. Yum, "Measuring the utilization of a synchronous data link: An application of busy period analysis," Bell Syst. Tech. J., vol. 59, pp. 731-744, May 1980.