Design and implementation of abacus switch: A scalable multicast ATM switch

IEEE Journal on Selected Areas in Communications

Volumn 15, Issue 5, 1997, Pages 830-843

  Chao, H Jonathan ^a,b   Choe, Byeong Seog ^a,b,c,d,e,f   Park, Jin Soo ^a,b,d,g,h   Uzun, Necdet ^a,b,i,j,k,l  

^a IEEE   (United States)

^b POLYTECHNIC UNIVERSITY   (United States)

^c Dongguk University   (South Korea)

^d Seoul National University   (South Korea)

^e FAIRLEIGH DICKINSON UNIVERSITY   (United States)

^f Myong Ji University   (South Korea)

^g Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^h KT Cooperation   (South Korea)

ⁱ ISTANBUL TECHNICAL UNIVERSITY   (Turkey)

^j Polytechnic University   (United States)

^k TELCORDIA TECHNOLOGIES   (United States)

^l Multiplex Multiaccess Technol Grp ^*

more..

Author keywords

Asynchronous transfer mode; Contention resolution; Large scale switches; Multicast switches; Switching systems

Indexed keywords

ALGORITHMS; BUFFER CIRCUITS; DESIGN; MICROPROCESSOR CHIPS; PERFORMANCE; SWITCHES; SWITCHING SYSTEMS;

MULTICAST SWITCHES;

ASYNCHRONOUS TRANSFER MODE;

EID: 0031170338     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.594845     Document Type: Article

References (24)

1. T. Kozaki, N. Endo, Y. Sakurai, O. Matsubara, M. Mizukami, and K. Asano, "32 × 32 shared buffer type ATM switch VLSI's for B-ISDNTs," IEEE J. Select. Areas Commun., vol. 9, pp. 1239-1247, Oct. 1991.
2. Y. Shobatake, M. Motoyama, E. Shobatake, T. Kamitake, S. Shimizu, M. Noda, and K. Sakaue, "A one-chip scalable 8 × 8 ATM switch LSI employing shared buffer architecture," IEEE J. Select. Areas Commun., vol. 9, pp. 1248-1254, Oct. 1991.
3. T. R. Banniza, G. J. Eilenberger, B. Pauwels, and Y. Therasse, "Design and technology aspects of VLSI's for ATM switches," IEEE J. Select. Areas Commun., vol. 9, pp. 1255-1264, Oct. 1991.
4. A. Itoh, W. Takahashi, H. Nagano, M. Kurisaki, and S. Iwasaki, "Practical implementation and packaging technologies for a large-scale ATM switching system," IEEE J. Select. Areas Commun., vol. 9, pp. 1280-1288, Oct. 1991.
5. W. Fischer, O. Fundneider, E.-H. Goeldner, and K. A. Lutz, "A scalable ATM switching system architecture," IEEE J. Select. Areas Commun., vol. 9, pp. 1299-1307, Oct. 1991.
6. K. Y. Eng, M. A. Pashan, R. A. Spanke, M. J. Karol, and G. D. Martin, "A high-performance prototype 2.5 Gb/s ATM switch for broadband applications," in Proc. ICC '89, pp. 111-117.
7. Y. Kato, T. Shimoe, and K. Murakami, "A development of a high speed ATM switching LSIC," in Proc. ICC'90, pp. 562-566.
8. K. Genda, Y. Doi, K. Endo, T. Kawamura, and S. Sasaki, "A 160-Gb/s ATM switching system using an internal speed-up crossbar switch," in Proc. GLOBECOM'94, Nov. 1994, pp. 123-133.
9. E. Munter, "A high capacity ATM switch based on advanced electronic and optical technologies," in Proc. ISS'95, Berlin, Germany, pp. 389-393.
10. H. J. Chao, "A recursive modular terabit/sec ATM switch," IEEE J. Select. Areas Commun., vol. 9, pp. 1161-1172, Oct. 1991.
11. H. J. Chao and B. S. Choe, "Design and analysis of a large-scale multicast output buffered ATM switch," IEEE/ACM Trans. Networking, vol. 3, pp. 112-138, Apr. 1995.
12. K. Y. Eng, M. J. Karol, and Y. S. Yeh, "A growable packet (ATM) switch architecture: Design principles and applications," IEEE Trans. Commun., vol. 40, pp. 423-430, Feb. 1992.
13. C.-K. Kim and T. T. Lee, "Call scheduling algorithms in a multicast switch," IEEE Trans. Commun., vol. 40, pp. 625-635, Mar. 1992.
14. A. Huang and S. Knauer, "STARLITE: A wideband digital switch," in Proc. GLOBECOM'84, pp. 121-125.
15. J. Hui and E. Arthurs, "A broadband packet switch for integrated transport," IEEE J. Select. Areas Commun., vol. SAC-5, pp. 1264-1273, Oct. 1987.
16. B. Bingham and H. Bussey, "Reservation-based contention resolution mechanism for batcher-banyan packet switches," Electron. Lett., vol. 24, pp. 772-773, June 1988.
17. A. Cisneros and C. A. Bracket, "A large ATM switch based on memory switches and optical star couplers," IEEE J. Select. Areas Commun., vol. 9, pp. 1348-1360, Oct. 1991.
18. A. Pattavina, "Multichannel bandwidth allocation in a broadband packet switch," IEEE J. Select. Areas Commun., vol. 6, pp. 1489-1499, Dec. 1988.
19. H. J. Chao and N. Uzun, "An ASIC for a scalable multicast ATM switch," in Proc. Design SuperCon'96, Santa Clara, CA.
20. R. Handel et al., ATM Networks: Concepts, Protocols, Applications. Reading, MA: Addison-Wesley, 1994, ch. 7.
21. S. C. Liew and K. W. Lu, "Comparison of buffering strategies for asymmetric packet switch modules," IEEE J. Select. Areas Commun., vol. 9, pp. 428-438, Apr. 1991.
22. C.-Y. Chang, A. J. Paulraj, and T. Kailath, "A broadband packet switch architecture with input and output queueing," in Proc. GLOBECOM'94, San Francisco, CA, Nov. 1994, pp. 448-452.
23. A. Pattavina and G. Bruzzi, "Analysis of input and output queueing for nonblocking ATM switches," IEEE/ACM Trans. Networking, vol. 1, pp. 314-328, June 1993.
24. H. J. Chao and N. Uzun, "An ATM routing and concentration chip for a scalable multicast ATM switch," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 816-828, June 1997.