TORUS: Terabit-per-second ATM switching system architecture based on distributed internal speed-up ATM switch

IEEE Journal on Selected Areas in Communications

Volumn 15, Issue 5, 1997, Pages 817-828

  Genda, Kouichi ^a,b   Yamanaka, Naoaki ^a,b  

^a IEEE   (Japan)

^b NTT Network Service Systems Laboratories   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

LSI CIRCUITS; OPTICAL INTERCONNECTS; PERFORMANCE; SWITCHES; SWITCHING SYSTEMS; SYNCHRONIZATION;

MULTIMEDIA;

ASYNCHRONOUS TRANSFER MODE;

EID: 0031168805     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.594844     Document Type: Article

References (17)

1. H. Ishikawa, "Evolving from narrowband," IEEE Commun. Mag., vol. 30, no. 8, pp. 32-36, 1992.
2. N. Miyaho, M. Hirano, Y. Takagi, K. Shiomoto, and T. Takahashi, "An ATM switching architecture for first generation of broadband services," in Proc. ISS'92, pp. 285-289.
3. Traffic Control and Congestion Control in B-ISDN, ITU-T Rec. I. 371, Helsinki, Finland, 1993.
4. Y. Doi, K. Endo, H. Yamada, T. Takahashi, and M. Suzuki, "A very high-speed ATM switch with input and output buffers," in Proc. ISS'92, pp. 231-235.
5. S. Nojima, E. Tsutsui, H. Fukuda, and M. Hashimoto, "Integrated services packet networking using bus matrix switch," IEEE J. Select. Areas Commun., vol. SAC-5, no. 8, pp. 1284-1292, 1987.
6. Y. Watanabe, Y. Nakasha, Y. Kato, K. Odani, and M. Abe, "A 9.6-Gb/s HEMT ATM switch LSI with event-controlled FIFO," IEEE J. Solid-State Circuits, vol. 28, no. 9, pp. 935-940, 1993.
7. K. Genda, Y. Doi, K. Endo, T. Kawamura, and S. Sasaki, "A 160-Gb/s ATM switching system using an internal speed-up crossbar switch," in Procc. GLOBECOM'94, 1994, pp. 123-133.
8. K. Y. Eng, M. A. Pashan, G. D. Martin, and C. R. Crue, "An ATM cross-connect system for broadband trials and applications," in Proc. CLOBECOM'93, pp. 1454-1460.
9. N. Yamanaka, K. Endo, K. Genda, H. Fukuda, T. Kishimoto, and S. Sasaki, "320 Gb/s high-speed ATM switching system hardware technologies based on copper-polyimide MCM," in Proc. 44th ECTC, pp. 776-785.
10. N. Yamanaka, T. Ohsaki, S. Kikuchi, T. Kon, and S. Sasaki, "Multichip 1.8 Gb/s high-speed space-division switching module using copperpolyimide multilayer substrate," in Proc. 40th ECTC, pp. 562-570.
11. T. Koinuma, T. Takahashi, H. Yamada, S. Hino, and M. Hirano, "An ATM switching system based on a distributed control architecture," in Proc. ISS'90, pp. 21-26.
12. T. Takahashi, S. Nakajima, S. Chaki, and M. Omotani, "B-ISDN networking using group virtual paths," in Proc. ICC'93, pp. 1343-1347.
13. B-ISDN Operation and Maintenance Principles and Functions. ITU-T Rec. I.610, Genevea. Switzerland, 1995.
14. K. Genda, Y. Doi, and N. Yamanaka, "An ultra-high-speed ATM switch architecture using data-driven self-bit-synchronization technique suitable for photonic switches," in Proc. APCC'93, pp. 56-59.
15. L. G. Roberts, "Dynamic allocation of satellite capacity through packet reservation," in Proc. NCC'73, pp. 711-716.
16. Distributed Queue Dual Bus (DQDB) subnetwork of a Metropolitan Area Network. IEEE Standard 802.6, 1990.
17. T. Sakai, S. Konaka, Y. Kobayashi, M. Suzuki, and Y. Kawai, "Gigabit logic bipolar technology: Advanced super self-aligned process technology," Electron. Lett., vol. 19, pp. 283-284, 1983.