Connective fault tolerance in multiple-bus systems

IEEE Transactions on Parallel and Distributed Systems

Volumn 8, Issue 6, 1997, Pages 574-586

  Ku, Hung Kuei ^a,b   Hayes, John P ^a,c  

^a IEEE   (United States)

^b AT AND T LABS RESEARCH   (United States)

^c UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Fault tolerance; Graph models; Interconnection methods; Multiple bus systems; Multiprocessors

Indexed keywords

COMPUTER NETWORKS; DATA COMMUNICATION SYSTEMS; FAILURE ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS; GRAPH THEORY; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS;

CONNECTIVE FAULT TOLERANCE; MULTIPLE BUS SYSTEMS; PROCESSOR BUS LINKS (PBL);

MULTIPROCESSING SYSTEMS;

EID: 0031163274     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.595574     Document Type: Article

References (24)

1. B.E. Aupperle and J.F. Meyer, "Fault-Tolerant BIBD Networks," Proc. 18th Symp. Fault-Tolerant Computing, pp. 306-311, 1988.
2. C. Berge, Graphs and Hypergraphs. Amsterdam: North-Holland, 1976.
3. L.N. Bhuyan and D.P. Agrawal, "Generalized Hypercube and Hyperbus Structures for a Computer Network," IEEE Trans. Computers, vol. 33, pp. 323-333, 1984.
4. D. Bulka and J.B. Dugan, "Design and Analysis of Multibus Systems Using Projective Geometry," Proc. 22th Symp. Fault-Tolerant Computing, pp. 122-129, 1992.
5. B. Catanzaro, Multiprocessor System Architectures. Englewood Cliffs, N.J.: Prentice Hall, 1994.
6. T. Chen and T. Kang, "The Connectivity of Hypergraph and the Design of Fault-Tolerant Multibus Systems," Proc. 18th Symp. Fault-Tolerant Computing, pp. 374-379, 1988.
7. P.D. Dowd, "Wavelength Division Multiple Access Channel Hypercube Processor Interconnection," IEEE Trans. Computers, vol. 41, pp. 1,223-1,241, 1992.
8. S. Even, Graph Algorithms. Potomac, Md.: Computer Science Press, 1979.
9. J.R. Goodman and P.J. Woest, "The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor," Proc. 15th Int'l Symp. Computer Architecture, pp. 422-431, 1988.
10. F. Harary, Graph Theory. Reading, Mass.: Addison-Wesley, 1969.
11. R.M. Hord, Parallel Supercomputing in MIMD Architectures. Boca Raton, Fla.: CRC Press, 1993.
12. K. Hwang, Advanced Computer Architecture. New York: McGraw-Hill, 1993.
13. S. Khuller and B. Schieber, "Efficient Parallel Algorithms for Testing k-Connectivity and Finding Disjoint s-t Paths in Graphs," SIAM J. Computers, vol. 20, pp. 352-375, 1991.
14. H.-K. Ku, "Fault-Tolerant Interconnection Networks for Multiprocessors," Technical Report CSE-TR-226-94, Univ. of Michigan, Ann Arbor, 1994.
15. H.-K. Ku and J.P. Hayes, "Structural Fault Tolerance in VLSI-Based Systems," Proc. Fourth Great Lakes Symp. VLSI, pp. 50-55, 1994.
16. T. Lang, M. Valero, and I. Alegre, "Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors," IEEE Trans. Computers, vol. 31, pp. 1,227-1,234, 1982.
17. M.A. Marsan, "Multichannel Local Area Networks," Proc. COMPCON Fall 82, pp. 493-502, 1982.
18. K. Mehlhorn, Graph Algorithms and NP-Completeness. Berlin: Springer-Verlag, 1984.
19. T.N. Mudge, J.P. Hayes, and D.C. Winsor, "Multiple Bus Architectures," Computer, vol. 20, no. 1, pp. 42-48, Jan. 1987.
20. D.K. Pradhan, "Fault-Tolerant Multiprocessor Link and Bus Network Architectures," IEEE Trans. Computers, vol. 34, pp. 33-45, 1985.
21. D.K. Pradhan, Z.Hanquan, and M.L. Schlumberger, "Fault-Tolerant Multibus Architectures for Multiprocessors," Proc. 14th Symp. Fault-Tolerant Computing, pp. 400-408, 1984.
22. D.P. Siewiorek and R.S. Swarz, Reliable Computer Systems - Design and Evaluation, second edition. Bedford, Mass.: Digital Press, 1992.
23. A. Varma and S. Chalasani, "Fault-Tolerant Analysis of One-Sided Crosspoint Switching Networks," IEEE Trans. Computers, vol. 41, pp. 143-158, 1992.
24. L.D. Wittie, "Communication Structures for Large Networks of Microcomputers," IEEE Trans. Computers, vol. 30, pp. 264-273, 1981.