An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single-Chip Digital Signal Processor

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 16, Issue 1, 1997, Pages 31-40

  Kneip, Johannes ^a,b,c   Berekovic, Mladen ^a   Wittenburg, Jens Peter ^a   Hinrichs, Willm ^a   Pirsch, Peter ^a,d,e,f,g,h  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^c University of Hannover ^*  (Germany)

^d Engineering College   (Germany)

^e Telefunken   (Germany)

^f Television Department

^g LUCENT TECHNOLOGIES   (United States)

^h SEL Research Center   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; PARALLEL PROCESSING SYSTEMS; PERFORMANCE; REDUCED INSTRUCTION SET COMPUTING; STANDARDS; VIDEO SIGNAL PROCESSING;

DIGITAL IMAGE SYNTHESIS; DIGITAL VIDEO SIGNAL PROCESSOR;

DIGITAL SIGNAL PROCESSING;

EID: 0031145723     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. S.C. Purcell and D. Galbi, "C-cube MPEG video processor," SPIE Image Processing and Interchange, Vol. 1659, 1992.
2. T. Akari et al., "Video DSP architecture for MPEG2 codec," Proc. ICASSP'94, Vol. 2, IEEE Press, pp. 417-420, 1994.
3. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression - A survey," Proc. IEEE, Vol. 83, No. 2, pp. 220-246, Feb. 1995.
4. J. Schönfeld and P. Pirsch, "Compact hardware realization for hough based extraction of line segments in image sequences for vehicle guidance," Proc. ICASSP93, pp. I-397-I-401, 1993.
5. M.J. Flynn, "Very high-speed computing systems," Proc. IEEE, Vol. 54, No.12, pp. 1901-1909, Dec. 1966.
6. T. Blank and J.R. Nickolls, "A grimm collection of MIMD fairy tales," 1992 IEEE 4th Symposium on the Frontiers of Massively Parallel Computations, (Ed.) H.J. Siegel, IEEE Computer Society Press, pp. 448-456, Oct. 1992.
7. J.C. Kalb, "Programmability with flexibility: Autonomous single instruction multiple data systems," MasPar Computer Corporation, Sunnyvale, CA, 1991.
8. K. Rönner, Eine für bildverarbeitungsverfahren optimierte hochparallele VLSI architektur. Ph.D. Thesis, Institut für Theoretische Nachrichtentechnik und Informationsverarbeitung, Universität Hannover, 1995.
9. H. Volkers, Ein beitrag zu speicherarchitekturen programmierbarer multiprozessoren der bildverarbeitung, Ph.D. Thesis, Institut für Theoretische Nachrichtentechnik und Informationsverarbeitung, Universität Hannover, 1992.
10. J. Kneip, K. Rönner, and P. Pirsch, "Single-chip highly parallel architecture for image processing applications," Proc. VCIP 1994, pp. 1753-1764, 1994.
11. J. Kneip, J.P. Wittenburg, K. Rönner, and P. Pirsch, "An algorithm adapted autonomous controlling concept for a parallel single-chip digital signal processor," Proc. of the 8th Int. Workshop on VLSI Signal Processing, Osaka, 1995, pp. 41-50.