-
3
-
-
0026157086
-
Comparison of Hardware and Software Cache Coherence Schemes
-
ACM Press, New York
-
S. Adve et al., "Comparison of Hardware and Software Cache Coherence Schemes," Proc. 18th Int'l Symp. Computer Architecture, ACM Press, New York, 1991, pp. 298-308.
-
(1991)
Proc. 18th Int'l Symp. Computer Architecture
, pp. 298-308
-
-
Adve, S.1
-
4
-
-
0026712573
-
Design and Analysis of a Scalable Cache Coherence Scheme Based on Clocks and Timestamps
-
Jan.
-
S. Min and J.-L. Baer, "Design and Analysis of a Scalable Cache Coherence Scheme Based on Clocks and Timestamps," IEEE Trans. Parallel and Distributed Systems, Jan. 1992, pp. 25-44.
-
(1992)
IEEE Trans. Parallel and Distributed Systems
, pp. 25-44
-
-
Min, S.1
Baer, J.-L.2
-
5
-
-
0018152817
-
A New Solution to Coherence Problem in Multicache Systems
-
Dec.
-
L. Censier and P. Feautrier, "A New Solution to Coherence Problem in Multicache Systems," IEEE Trans. Computers, Dec. 1978, pp. 1112-1118.
-
(1978)
IEEE Trans. Computers
, pp. 1112-1118
-
-
Censier, L.1
Feautrier, P.2
-
6
-
-
0029206433
-
A Compiler Algorithm That Reduces Read Latency in Ownership-Based Cache Coherence Protocols
-
Available from the authors
-
J. Skepstedt and P. Stenström, "A Compiler Algorithm That Reduces Read Latency in Ownership-Based Cache Coherence Protocols," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, 1995, pp. 69-78. Available from the authors.
-
(1995)
Proc. Int'l Conf. Parallel Architectures and Compilation Techniques
, pp. 69-78
-
-
Skepstedt, J.1
Stenström, P.2
-
7
-
-
85059232140
-
C.mmp - A Multi-Mini Processor
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
W. Wulf and C. Bell, "C.mmp - A Multi-Mini Processor," Proc. Fall Joint Computer Conf., IEEE Comp. Soc. Press, Los Alamitos, Calif., 1972, pp. 765-777.
-
(1972)
Proc. Fall Joint Computer Conf.
, pp. 765-777
-
-
Wulf, W.1
Bell, C.2
-
8
-
-
0024862774
-
Evaluating the Performance of Software Cache Coherence
-
ACM Press, New York
-
S. Owicki and A. Agarwal, "Evaluating the Performance of Software Cache Coherence," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, New York, 1989, pp. 230-242.
-
(1989)
Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems
, pp. 230-242
-
-
Owicki, S.1
Agarwal, A.2
-
9
-
-
85057191630
-
The NYU Ultracomputer - Designing a MIMD, Shared-Memory Parallel Machine
-
IEEE Comp. Soc. Press, Los Alamitos, Calif
-
A. Gottlieb et al., "The NYU Ultracomputer - Designing a MIMD, Shared-Memory Parallel Machine (extended abstract)," Proc. Int'l Symp. Computer Architecture, IEEE Comp. Soc. Press, Los Alamitos, Calif, 1982, pp. 27-42.
-
(1982)
Proc. Int'l Symp. Computer Architecture
, pp. 27-42
-
-
Gottlieb, A.1
-
10
-
-
0020705129
-
The NYU Ultracomputer - Designing a MIMD, Shared Memory Parallel Computer
-
Sept.
-
A. Gottlieb et al., "The NYU Ultracomputer - Designing a MIMD, Shared Memory Parallel Computer," IEEE Trans. Computers, Sept. 1983, pp. 175-189.
-
(1983)
IEEE Trans. Computers
, pp. 175-189
-
-
Gottlieb, A.1
-
11
-
-
0022205685
-
Issues Related to MIMD Shared-Memory Computers: The NYU Ultracomputer Approach
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
J. Edler et al., "Issues Related to MIMD Shared-Memory Computers: The NYU Ultracomputer Approach," Proc. Int'l Symp. Computer Architecture, IEEE Comp. Soc. Press, Los Alamitos, Calif., 1985, pp. 126-135.
-
(1985)
Proc. Int'l Symp. Computer Architecture
, pp. 126-135
-
-
Edler, J.1
-
12
-
-
3342960146
-
-
Tech. Report 269, Courant Inst. Mathematical Sciences, New York Univ., New York, May
-
K. McAuliffe, Analysis of Cache Memories in Highly Parallel Systems, Tech. Report 269, Courant Inst. Mathematical Sciences, New York Univ., New York, May 1986.
-
(1986)
Analysis of Cache Memories in Highly Parallel Systems
-
-
McAuliffe, K.1
-
13
-
-
0022184764
-
RP3 Processor-Memory Element
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
W. Brantley, K. McAuliffe, and J. Weiss, "RP3 Processor-Memory Element," Proc. Int'l Conf. Parallel Processing, IEEE Comp. Soc. Press, Los Alamitos, Calif., 1985, pp. 782-789.
-
(1985)
Proc. Int'l Conf. Parallel Processing
, pp. 782-789
-
-
Brantley, W.1
McAuliffe, K.2
Weiss, J.3
-
14
-
-
0022200333
-
The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
G. Pfister et al., "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture," Proc. Parallel Processing Conf., IEEE Comp. Soc. Press, Los Alamitos, Calif., pp. 764-771.
-
Proc. Parallel Processing Conf.
, pp. 764-771
-
-
Pfister, G.1
-
15
-
-
0022861680
-
A Compiler-Assisted Cache Coherence Solution for Multiprocessors
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
A. Veidenbaum, "A Compiler-Assisted Cache Coherence Solution for Multiprocessors," Proc. Int'l Conf. Parallel Processing, IEEE Comp. Soc. Press, Los Alamitos, Calif., 1986, pp. 1029-1036.
-
(1986)
Proc. Int'l Conf. Parallel Processing
, pp. 1029-1036
-
-
Veidenbaum, A.1
-
16
-
-
0023169552
-
Multiprocessor Cache Design Considerations
-
ACM Press, New York
-
R. Lee, P.-C. Yew, and D. Lawrie, "Multiprocessor Cache Design Considerations," Proc. Int'l Symp. Computer Architecture, ACM Press, New York, 1987, pp. 253-262.
-
(1987)
Proc. Int'l Symp. Computer Architecture
, pp. 253-262
-
-
Lee, R.1
Yew, P.-C.2
Lawrie, D.3
-
18
-
-
0023672918
-
A Cache Coherence Scheme with Fast Selective Invalidation
-
IEEE Comp. Soc. Press, Los Alamitos, Calif., May
-
H. Cheong and A. Veidenbaum, "A Cache Coherence Scheme with Fast Selective Invalidation," Prof. 15th Int'l Symp. Computer Architecture, IEEE Comp. Soc. Press, Los Alamitos, Calif., May 1988, pp. 299-307.
-
(1988)
Prof. 15th Int'l Symp. Computer Architecture
, pp. 299-307
-
-
Cheong, H.1
Veidenbaum, A.2
-
19
-
-
0024142664
-
Automatic Management of Programmable Caches
-
Penn State Press, University Park, Pa.
-
R. Cytron, S. Karlovsky, and K. McAuliffe, "Automatic Management of Programmable Caches," Proc. Int'l Conf. Parallel Processing, Penn State Press, University Park, Pa., 1988, pp. 229-238.
-
(1988)
Proc. Int'l Conf. Parallel Processing
, pp. 229-238
-
-
Cytron, R.1
Karlovsky, S.2
McAuliffe, K.3
-
20
-
-
84976845389
-
A Version Control Approach to Cache Coherence
-
ACM Press, New York
-
H. Cheong and A. Veidenbaum, "A Version Control Approach to Cache Coherence," Proc. Int'l Conf. Supercomputing, ACM Press, New York, 1989, pp. 322-330.
-
(1989)
Proc. Int'l Conf. Supercomputing
, pp. 322-330
-
-
Cheong, H.1
Veidenbaum, A.2
-
21
-
-
0024873177
-
A Timestamp-Based Cache Coherence Scheme
-
Penn State Press, University Park, Pa.
-
S. Min and J.-L. Baer, "A Timestamp-Based Cache Coherence Scheme," Int'l Conf. Parallel Processing: Vol.1, Penn State Press, University Park, Pa., 1989, pp. 123-132.
-
(1989)
Int'l Conf. Parallel Processing
, vol.1
, pp. 123-132
-
-
Min, S.1
Baer, J.-L.2
-
22
-
-
84937452291
-
Life Span Strategy - A Compiler-Based Approach to Cache Coherence
-
ACM Press, New York
-
H. Cheong, "Life Span Strategy - A Compiler-Based Approach to Cache Coherence," Proc. Int'l Conf. Supercomputing, ACM Press, New York, 1992, pp. 139-148.
-
(1992)
Proc. Int'l Conf. Supercomputing
, pp. 139-148
-
-
Cheong, H.1
-
23
-
-
85060913089
-
A Generational Algorithm to Multiprocessor Cache Coherence
-
CRC Press, Boca Raton, Fla.
-
T.-C. Chiuch, "A Generational Algorithm to Multiprocessor Cache Coherence," Proc. Int'l Conf. Parallel Processing, CRC Press, Boca Raton, Fla., 1993, pp. 20-24.
-
(1993)
Proc. Int'l Conf. Parallel Processing
, pp. 20-24
-
-
Chiuch, T.-C.1
-
24
-
-
0027755563
-
Cache Coherence Using Local Knowledge
-
ACM Press, New York
-
E. Darnell and K. Kennedy, "Cache Coherence Using Local Knowledge," Proc. Int'l Conf. Supercomputing, ACM Press, New York, 1993, pp. 720-729.
-
(1993)
Proc. Int'l Conf. Supercomputing
, pp. 720-729
-
-
Darnell, E.1
Kennedy, K.2
-
25
-
-
0022936303
-
CPU Cache Consistency with Software Support and Using One Time Identifiers
-
Available from the authors
-
A. Smith, "CPU Cache Consistency with Software Support and Using One Time Identifiers," Proc. Pacific Computer Comm. Symp., 1985, pp. 142-150. Available from the authors.
-
(1985)
Proc. Pacific Computer Comm. Symp.
, pp. 142-150
-
-
Smith, A.1
-
26
-
-
0022561943
-
Software-Controlled Caches in the VMP Multiprocessor
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
D. Cheriton, G. Slavenburg, and P. Boyle, "Software-Controlled Caches in the VMP Multiprocessor," Proc. 13th Annual Int'l Symp. Computer Architecture, IEEE Comp. Soc. Press, Los Alamitos, Calif., 1986, pp. 366-374.
-
(1986)
Proc. 13th Annual Int'l Symp. Computer Architecture
, pp. 366-374
-
-
Cheriton, D.1
Slavenburg, G.2
Boyle, P.3
-
27
-
-
3342991155
-
An Approach to Dynamic Software Cache Consistency Maintenance Based on Conditional Invalidation
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
I. Tartalja and V. Milutinović, "An Approach to Dynamic Software Cache Consistency Maintenance Based on Conditional Invalidation," Proc. Int'l Conf. System Sciences, IEEE Comp. Soc. Press, Los Alamitos, Calif., 1992, pp. 457-466.
-
(1992)
Proc. Int'l Conf. System Sciences
, pp. 457-466
-
-
Tartalja, I.1
Milutinović, V.2
-
28
-
-
0025431253
-
Adaptive Software Cache Management for Distributed Shared Memory Architectures
-
IEEE Comp. Soc. Press, Los Alamitos, Calif.
-
J. Bennett, J. Carter, and W. Zwaenepoel, "Adaptive Software Cache Management for Distributed Shared Memory Architectures," Proc. 17th Int'l Symp. Computer Architecture, IEEE Comp. Soc. Press, Los Alamitos, Calif., 1990, pp. 125-134.
-
(1990)
Proc. 17th Int'l Symp. Computer Architecture
, pp. 125-134
-
-
Bennett, J.1
Carter, J.2
Zwaenepoel, W.3
-
29
-
-
0030168563
-
Distributed Shared Memory: Concepts and Systems
-
Summer
-
J. Protić, M. Tomasević, and V. Milutinović, "Distributed Shared Memory: Concepts and Systems," IEEE Parallel and Distributed Technology, Summer 1996, pp. 63-79.
-
(1996)
IEEE Parallel and Distributed Technology
, pp. 63-79
-
-
Protić, J.1
Tomasević, M.2
Milutinović, V.3
-
30
-
-
0007652714
-
A Performance Comparison of Directory-Based and Timestamp-Based Cache Coherence Schemes
-
Penn State Press, University Park, Pa.
-
S. Min and J.-L. Baer, "A Performance Comparison of Directory-Based and Timestamp-Based Cache Coherence Schemes," Proc. Int'l Conf. Parallel Processing, Vol. 1, Penn State Press, University Park, Pa., 1990, pp. 305-311.
-
(1990)
Proc. Int'l Conf. Parallel Processing
, vol.1
, pp. 305-311
-
-
Min, S.1
Baer, J.-L.2
|