![]() |
Volumn 12, Issue 5, 1997, Pages 600-608
|
Electrical characterization of vacuum-deposited n-CdS/p-CdTe heterojunction devices
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ANNEALING;
CAPACITANCE;
CHARACTERIZATION;
DEPOSITION;
ELECTRIC CONDUCTIVITY;
ELECTRON TUNNELING;
GRAIN SIZE AND SHAPE;
INTERFACES (MATERIALS);
SEMICONDUCTING CADMIUM COMPOUNDS;
SOLAR CELLS;
THERMAL EFFECTS;
CADMIUM DICHLORIDE DIP;
CURRENT TRANSPORT MECHANISM;
CURRENT VOLTAGE ANALYSIS;
HETEROINTERFACE;
INTERFACE RECOMBINATION;
POST DEPOSITION PROCESS;
VALENCE BAND;
HETEROJUNCTIONS;
|
EID: 0031144671
PISSN: 02681242
EISSN: None
Source Type: Journal
DOI: 10.1088/0268-1242/12/5/014 Document Type: Article |
Times cited : (41)
|
References (30)
|