|
Volumn 21, Issue 3, 1997, Pages 189-199
|
VLSI design of a cellular-automata based logic and fault emulator
a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
AUTOMATA THEORY;
CELLULAR ARRAYS;
COMPUTER ARCHITECTURE;
COMPUTER SIMULATION;
INTEGRATED CIRCUIT LAYOUT;
LOGIC CIRCUITS;
PIPELINE PROCESSING SYSTEMS;
VLSI CIRCUITS;
CELLULAR AUTOMATA;
FAULT SIMULATION;
GRAPH EMBEDDING;
LOGIC SIMULATION;
CELLULAR NEURAL NETWORKS;
|
EID: 0031141446
PISSN: 02556588
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (1)
|
References (16)
|