A high-speed 2-d topography simulator based on a pixel model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 4, 1997, Pages 386-397

  Tazawa, Satoshi ^a  

^a NTT CORPORATION   (Japan)

Author keywords

Process modeling; TCAD; Topography simulation

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; TRANSISTORS;

TOPOGRAPHY IMAGE GENERATION ROUTINE (TIGER);

LSI CIRCUITS;

EID: 0031119473     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.602475     Document Type: Article

References (16)

1. M. A. Grimm, K. Lee, and A. R. Neureuther, "SIMPL-1 (SIMulated profiles from the layout - Version 1)," IEDM Tech. Dig., p. 255, 1983.
2. H. C. Wu, A. S. Wong, Y. L. Koh, E. W. Scheckler, and A. R. Neureuther, "Simulated profiles from the layout - Design interface in X (SIMPL-DIX)," in IEDM Tech. Dig., 1988, p. 328.
3. W. G. Oldham, A. R. Neureuther, C. Sung, J. L. Reynolds, and S. N. Nandgaonkar, "A general simulator for VLSI lithography and etching process: Part II - Application to deposition and etching," IEEE Trans. Electron Devices, vol. ED-27, p. 1455, Aug. 1980.
4. I. A. Blech and H. A. Vander Plas, "Step coverage simulation and measurement in a dc planar magnetron sputtering system," J. Appl. Phys., vol. 54, no. 6, p. 3489, June 1983.
5. S. Yamamoto, T. Kure, M. Ohgi, T. Matsuzawa, S. Tachi, and H. Sunami, "A two-dimensional etching profile simulator: ESPRIT," IEEE Trans. Computer-Aided Design, vol. CAD-6, no. 3, p. 417, May 1987.
6. H. Kuroki, N. Matsubara, K. Taniguchi, and C. Hamaguchi, "Topography simulator for silicon etching process," in Dig. 1st Micro Process Conf., July 1988, p. 152.
7. M. J. Brett, K. L. Westra, and T. Smy, "Simulation of step coverage profiles and film microstructure," in IEDM Tech. Dig., 1988, p. 336.
8. M. Ikegawa and J. Kobayashi, "Deposition profile simulation using the direct simulation Monte Carlo method," J. Electrochem. Soc., vol. 136, no. 10, p. 2982, Oct. 1989.
9. A. F. Gerodolle and J. Pelletier, "Two-dimensional implication of purely reactive model for plasma etching," IEEE Trans. Electron Devices, vol. 38, p. 2025, Sept. 1991.
10. S. Tazawa, S. Matsuo, and K. Saito, "A general characterization and simulation method for deposition and etching technology," IEEE Trans. Semiconduct. Manufact., vol. 5, p. 27, Feb. 1992.
11. K. Harafuji, A. Misaka, H. Nakagawa, M. Kubota, and N. Nomura, "Profile predictions in dry-etching by a new surface reaction model," in IEDM Tech. Dig., 1992, p. 169.
12. E. W. Scheckler, K. K. H. Toh, D. M. Hoffstetter, and A. R. Neureuther, "3D lithography, etching and deposition simulation," in Symp. VLSI Tech. Dig., 1991, p. 97.
13. E. Strasser, K. Wimmer, and S. Selberherr, "A new method for simulation of etching and deposition processes," in Int. Workshop on VLSI Process and Device Modeling, 1993, p. 54.
14. F. H. Dill, A. R. Neureuther, J. A. Tuttle, and E. J. Walker, "Modeling projection printing of positive photoresists," IEEE Trans. Electron Devices, vol. ED-22, p. 456, July 1975.
15. S. Matsuo, "An analytical treatment on the pattern formation process by sputter etching with a mask," Jpn. J. Appl. Phys., vol. 15, no. 7, p. 1253, July 1976.
16. S. Konaka, Y. Yamamoto, and T. Sakai, "A 30 ps Si bipolar IC using super self-aligned process technology," in Ext. Abst. 16th Conf. Solid State Devices Materials, 1984, p. 209.