Integrated circuits for data transmission over twisted-pair channels

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 3, 1997, Pages 398-406

  Johns, David A ^a,b,c,d   Essig, Daniel ^b,e,f  

^a UNIVERSITY OF TORONTO   (Canada)

^b Brooktree Corp   (United States)

^c Mitel Networks Corporation   (Canada)

^d Pacific Microcircuits Ltd   (Canada)

^e IOWA STATE UNIVERSITY   (United States)

^f Rockwell Semiconductor Systems   (United States)

Author keywords

Clock recovery; Digital transmission; Echo cancellation; Equalization

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); DATA COMMUNICATION SYSTEMS; DIGITAL COMMUNICATION SYSTEMS; ECHO SUPPRESSION; MATHEMATICAL MODELS; TELECOMMUNICATION CABLES;

CLOCK RECOVERY; DIGITAL EQUALIZATION; FAST ETHERNET; HIGH BIT RATE DIGITAL SUBSCRIBER LOOP; TWISTED PAIR CHANNELS;

INTEGRATED CIRCUITS;

EID: 0031102944     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.557638     Document Type: Article

References (28)

1. E. A. Lee and D. G. Messerschmitt, Digital Communication. Nowell, MA: Kluwer, 1994.
2. W. D. Reeve, Subscriber Loop Signalling and Transmission Handbook: Digital. Piscataway, NJ: IEEE Press, 1995.
3. E. C. Jordan and K. G. Balmain, Electromagnetic and Radiating Systems. Englewood Cliffs, NJ: Prentice-Hall, 1968, p. 563.
4. J. J. Werner, "The HDSL environment," IEEE J. Select. Areas Commun., vol. 9, pp. 785-800, Aug. 1991.
5. G. H. Im et al., "51.84 Mb/s 16-CAP ATM LAN standard," IEEE J. Select. Areas Commun., vol. 13, pp. 620-432, May 1995.
6. P. P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, NJ: Prentice-Hall, 1993.
7. D. Essig et al., "An HDSL chipset for high-speed transmission over copper," in Proc. IEEE Int. Conf. Communications, New Orleans, 1994, pp. 461-465.
8. HDSL Data Book. Brooktree Corp., San Diego, CA, 1995.
9. M. A. Kuczynski et al., "A 1 Mb/s digital subscriber line transceiver signal processor," in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1993, pp. 26-27.
10. A. Shoval, W. M. Snelgrove, and D. A. Johns, "A 100 Mb/s BiC-MOS adaptive pulse-shaping filter," IEEE J. Select. Areas Commun., special issue on Copper Wire Access Technologies for High Performance Networks, in press.
11. F. N. L. Op'T Eynde, P. F. M. Ampe, L. Verdeyen, and W. M. C. Sansen, "A CMOS large-swing low-distortion three-stage class AB power amplifier," IEEE J. Solid-State Circuits, vol. 25, pp. 265-273, Feb. 1990.
12. L. Tomasini, A. Gola, and R. Castello, "A fully differential CMOS line driver for ISDN," IEEE J. Solid-State Circuits, vol. 25, pp. 546-554, Apr. 1990.
13. H. Khorramabadi, "A CMOS line driver with 80-dB linearity for ISDN applications," IEEE J. Solid-State Circuits. vol. 27, pp. 539-544, Apr. 1992.
14. R. G. H. Eschauzier, R. Hogervorst, and J. H. Huijsing, "A programmable 1.5 V CMOS class-AB operational amplifier with hybrid nested Miller compensation for 120 dB gain and 6 MHz UGF," IEEE J. Solid-State Circuits, vol. 29, pp. 1497-1504, Dec. 1994.
15. R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H. Huijsing, "A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI libraries," IEEE J. Solid-State Circuits, vol. 29, pp. 1505-1512, Dec. 1994.
16. W. Y. Chen, J. L. Dixon, and D. L. Waring, "High bit rate digital subscriber line echo cancellation," IEEE J. Select. Areas Commun., pp. 848-860, Aug. 1991.
17. H. Samueli, B. Daneshrad, R. B. Joshi, and B. C. Wong, "A 64-tap CMOS echo canceller/decision-feedback equalizer for 2B1Q transceivers," IEEE J. Select. Areas Commun., pp. 839-847, Aug. 1991.
18. A. Shoval, D. A. Johns, and W. M. Snelgrove, "DC offset performance of four LMS adaptive algorithms," IEEE Trans. Circuits Syst. - II: Analog and Digital Signal Processing, vol. 42, pp. 176-185, Mar. 1995.
19. A. Buchwald and K. W. Martin, Integrated Fiber-Optic Receivers. Norwell, MA: Kluwer, 1995.
20. K. H. Mueller and M. Muller, "Timing recovery in digital synchronous data receivers," IEEE Trans. Commun., vol. COMM-24, pp. 516-531, May 1976.
21. B. Miller and R. J. Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, pp. 578-583, June. 1991.
22. T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993.
23. G. H. Im and J. J. Werner, "Bandwidth-efficient digital transmission up to 155 Mb/s over unshielded twisted pair wiring," in Proc. IEEE Int. Conf. Communications, Geneva, 1993, pp. 1797-1803.
24. G. Cherubini, S. Ölçer, and G. Ungerboeck, "A quaternary partialresponse class-IV system for 125 Mb/s data transmission over unshielded twisted-pair cables," in Proc. IEEE Int. Conf. Commun., Geneva, 1993, pp 1814-1819.
25. W. E Stephens and T C. Banwell, "155.52 Mb/s data transmission on category 5 cable plant," IEEE Commun Mag., pp. 62-69, Apr. 1995.
26. D. Mueller and A. Kaelin, "A hybrid HDSL echo canceler," in Int. Symp. Circuits Syst., Seattle, WA, May 1995.
27. M. H. Shakiba, D. A. Johns, and K. W. Martin, "A 200 MHz 3.3 V BiCMOS class-IV partial response analog Viterbi decoder," in Custom Integrated Circuits Conf., Santa Clara, CA, May, 1995, pp. 567-570.
28. M. V. Eyaboglu and S. Qureshi, "Reduced-state sequence estimation with set partioning and decision feedback," IEEE Trans. Commun., vol. 36, Jan. 1988.