SBNR processor for stack filters

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 44, Issue 3, 1997, Pages 197-208

  Akopian, David A ^a,b,c   Vainio, Olli ^a,b,c   Agaian, Sos S ^a,b,c   Astola, Jaakko T ^a,b,c  

^a Signal Processing Laboratory   (United States)

^b TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^c TUFTS UNIVERSITY   (United States)

Author keywords

Digital arithmetic, digital filters, nonlinear filters, stack filters

Indexed keywords

BINARY CODES; BOOLEAN FUNCTIONS; CALCULATIONS; DECODING; DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSING; ELECTRIC WIRING; PARALLEL ALGORITHMS; VLSI CIRCUITS;

NONLINEAR FILTERS; POSITIVE BOOLEAN FUNCTION; SIGNED BINARY NUMBER REPRESENTATION; SIGNED DIGIT NUMBER REPRESENTATION; STACK FILTERS;

DIGITAL FILTERS;

EID: 0031097896     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.558454     Document Type: Article

References (26)

1. P. D. Wendt, E. J. Coyle, and N. C. Gallagher, "Stack filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-34, pp. 898-911, Aug. 1986.
2. S. Agaian, J. Astola, and K. Egiazarian, Binary Polynomial Transforms and Nonlinear Digital Filters. New York: Marcel Dekker, 1995
3. K. Chen, "Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions," IEEE Trans. Circuits Syst., vol. 36, pp. 785-794, June 1989.
4. E. J. Coyle and J.-H. Lin, "Stack filters and the mean absolute error criterion," IEEE Trans. Acoust., Speech, Signal Processing, vol. 36. pp. 1244-1254, Aug. 1988.
5. L. Yin, J. Astola, and Y. Neuvo, "Adaptive stack filtering with application to image processing," IEEE Trans. Signal Processing, vol. 41, pp. 162-184, Jan. 1991.
6. S. L. Hurst, "Multiple-valued logic, its status and its future," IEEE Trans. Comput., vol. 33, pp. 1160-1179, Dec. 1984.
7. A. Avizienis, "Signed-digit number representations for fast parallel arithmetic," IEEE Trans. Electron. Comput., vol. EC-10, pp. 389-4100, Sept. 1961.
8. C. Chow and J. Robertson, "Logical design of a redundant binary adder," in Proc. Symp. Comput. Arithmetic, 1978, pp. 109-115.
9. B. Parhami, "Carry-free addition of recoded binary signed-digit numbers," IEEE Trans. Comput., vol. 37, pp. 1470-1476, Nov. 1988.
10. B. Parhami, "Generalized signed-digit number systems: a unifying framework for redundant number representations," IEEE Trans. Cornput., vol. 39, pp. 89-98, Jan. 1990.
11. B. Parhami, "On the implementation of arithmetic support functions for generalized signed-digit number systems," IEEE Trans. Comput., vol. 42, pp. 379-384, Mar. 1993.
12. D. S. Phatak and I. Koren, "Hybrid signed-digit number systems: a unified framework for redundant number representations with bounded carry propagation chains," IEEE Trans. Comput., vol. 43, pp. 880-891, Aug. 1994.
13. H. R. Srinivas and K. K. Parhi, "A fast VLSI adder architecture," IEEE J. Solid-State Circuits, vol. 27, pp. 761-767, May 1992.
14. M. D. Ercegovac and T. Lang, "Fast multiplication without carrypropagate addition," IEEE Trans. Comput., vol. 39, pp. 1385-1390, Nov. 1990.
15. N. Takagi, H. Yasuura, and S. Yajima, "High-speed VLSI multiplication algorithm with a redundant binary addition tree," IEEE Trans. Comput., vol. C-34, pp. 789-796, Sept. 1985.
16. M. Andrews, "Systolic SBNR adaptive signal processor," IEEE Trans. Circuits Syst., vol. CAS-21, pp. 120-128, Feb. 1986.
17. Y. Lim and B. Liu, "Design of cascade form FIR filters with discrete valued coefficients," IEEE Trans. Acoust. Speech, Signal Processing, vol. 36, pp. 1735-1739, Nov. 1988.
18. Y. Lim, J. B. Evans, and B. Liu, "Decomposition of binary integers into signed power-of-two terms," IEEE Trans. Circuits Syst., vol. 38, pp. 667-672, June 1991.
19. G. B. Adams, E. J. Coyle, L. Lin, L. Lücke, and K. Parhi, "Input compression and efficient VLSI architectures for rank order stack filters," Signal Processing, vol. 38, pp. 441-4153, 1994.
20. D. Gevorkian, K. Egiazarian, S. Agaian, J. Astola, and O. Vainio, "Parallel algorithms and VLSI architectures for stack filtering using Fibonacci p-codes," IEEE Trans. Signal Processing, vol. 43, pp. 286-295, Jan. 1995.
21. D. S. Richards, "VLSI median filters," IEEE Trans. Acoust. Speech, Signal Processing, vol. 38, pp. 145-153, Jan. 1990.
22. O. Vainio, L. Yin, and Y. Neuvo, "On the properties and VLSI implementation of generalized median operations," in Proc. 1990 IEEE Workshop VLSI Signal Processing, San Diego, CA, Nov. 7-9, 1990, pp. 167-176.
23. H. Tzeng and K. Siu, "An efficient Implementation of stack filters," in Proc. 27th Asilomar Conf. Sign., Syst. Comp., 1993, pp. 791-795.
24. L. Lücke and K. Parhi, "Parallel processing architectures for rank order and stack filters," IEEE Trans. Signal Processing, vol. 42, pp. 1178-1189, May 1994.
25. W. E. Clark and J. J. Liang, "On arithmetic weight for a general radix representation of integers," IEEE Trans. Inform. Theory, vol. IT-19, pp. 823-826, 1973.
26. M. Ercegovac and T. Lang, "On-the-fly conversion of redundant into conventional representations," IEEE Trans. Comput., vol. C-36, pp. 895-897 July 1987.