메뉴 건너뛰기




Volumn 16, Issue 2, 1997, Pages 169-178

Two novel multiway circuit partitioning algorithms using relaxed locking

Author keywords

Iterative improvement; Kernighan lin based algorithms; Move based partitioning; Multiway circuit partitioning; Relaxed locking; Very large scale integration (vlsi)

Indexed keywords

COMPUTER AIDED NETWORK ANALYSIS; GENETIC ALGORITHMS; ITERATIVE METHODS; SIMULATED ANNEALING;

EID: 0031074192     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.573831     Document Type: Article
Times cited : (31)

References (21)
  • 1
    • 85025041244 scopus 로고    scopus 로고
    • A proper model for the partitioning of electrical circuits
    • D. G. Schweikert and B. W. Kernighan, A proper model for the partitioning of electrical circuitsProc. 9th ACM/IEEE Design Automation Conf., 1972, pp. 57-62.
    • Proc. , vol.9 , pp. 57-62
    • Schweikert, D.G.1    Kernighan, B.W.2
  • 2
    • 0021784846 scopus 로고
    • A procedure for placement of standard-cell VLSI circuits
    • A. E. Dunlop and B. W. Kernighan, A procedure for placement of standard-cell VLSI circuits,IEEE Trans. Computer-Aided Design, vol. 4, no. 1, pp. 92-98, Jan. 1985.
    • (1985) IEEE Trans. Computer-Aided Design , vol.4 , Issue.1 , pp. 92-98
    • Dunlop, A.E.1    Kernighan, B.W.2
  • 5
    • 84990479742 scopus 로고
    • An efficient heuristic procedure for partitioning graphs
    • B. W. Kernighan and S. Lin, An efficient heuristic procedure for partitioning graphs,Bell Syst. Tech. J., vol. 49, no. 2, pp. 291-307, Feb. 1970.
    • (1970) Bell Syst. Tech. J. , vol.49 , Issue.2 , pp. 291-307
    • Kernighan, B.W.1    Lin, S.2
  • 6
    • 0024770085 scopus 로고
    • Optimization by simulated annealing: An experimental evaluation; Part I, graph partitioning
    • D. S. Johnson, C. R. Aragon, L. A. McGeoch, and C. Schevon, Optimization by simulated annealing: An experimental evaluation; Part I, graph partitioning,Oper. Res., vol. 37, no. 6, pp. 865-892, Nov. 1989.
    • (1989) Oper. Res. , vol.37 , Issue.6 , pp. 865-892
    • Johnson, D.S.1    Aragon, C.R.2    McGeoch, L.A.3    Schevon, C.4
  • 7
    • 85046457769 scopus 로고    scopus 로고
    • A linear-time heuristic for improving network partitions
    • C. M. Fiduccia and R. M. Mattheyses, A linear-time heuristic for improving network partitionsProc. 19th ACM/IEEE Design Automation Conf., 1982, pp. 175-181.
    • Proc. , vol.19 , pp. 175-181
    • Fiduccia, C.M.1    Mattheyses, R.M.2
  • 8
    • 0021425044 scopus 로고
    • An improved min-cut algorithm for partitioning VLSI networks
    • B. Krishnamurthy, An improved min-cut algorithm for partitioning VLSI networks,IEEE Trans. Comput., vol. 33, no. 5, pp. 438-446, May 1984.
    • (1984) IEEE Trans. Comput. , vol.33 , Issue.5 , pp. 438-446
    • Krishnamurthy, B.1
  • 9
    • 0024481167 scopus 로고
    • Multiple-way network partitioning
    • L. A. Sanchis, Multiple-way network partitioning,IEEE Trans. Comput., vol. 38, no. 1, pp. 62-81, Jan. 1989.
    • (1989) IEEE Trans. Comput. , vol.38 , Issue.1 , pp. 62-81
    • Sanchis, L.A.1
  • 10
    • 0029354779 scopus 로고
    • Recent directions in netlist partitioning: A survey
    • C. J. Alpert and A. B. Kahng, Recent directions in netlist partitioning: A survey,Integr. VLSI J., vol. 19, pp. 1-80, Dec. 1995.
    • (1995) Integr. VLSI J. , vol.19 , pp. 1-80
    • Alpert, C.J.1    Kahng, A.B.2
  • 11
    • 26444479778 scopus 로고
    • Optimization by simulated annealing
    • S. Kirkpatrick, C. D. Gelatt Jr., and M. P. Vecchi, Optimization by simulated annealing,Science, vol. 220, no. 4598, pp. 671-680, May 1983.
    • (1983) Science , vol.220 , Issue.4 , pp. 671-680
    • Kirkpatrick, S.1    Gelatt Jr., C.D.2    Vecchi, M.P.3
  • 12
    • 0028607807 scopus 로고    scopus 로고
    • The dynamic locking heuristic - A new graph partitioning algorithm
    • A. G. Hoffmann, The dynamic locking heuristic - a new graph partitioning algorithmProc. IEEE Int. Symp. Circuits Systems, 1994, pp. 173-176.
    • Proc. IEEE Int. Symp. Circuits Systems
    • Hoffmann, A.G.1
  • 13
    • 0027698031 scopus 로고
    • An efficient algorithm for VLSI network partitioning problem using a cost function with balancing factor
    • Nov.
    • C. Park and Y. Park, An efficient algorithm for VLSI network partitioning problem using a cost function with balancing factor,IEEE Trans. Computer-Aided Design, vol. 12, no. 11, pp. 1686-1694, Nov. 1993.
    • (1993) IEEE Trans. Computer-Aided Design , vol.12 , Issue.11 , pp. 1686-1694
    • Park, C.1    Park, Y.2
  • 15
    • 84944813080 scopus 로고
    • Bounds for certain multiprocessing anomalies
    • R. L. Graham, Bounds for certain multiprocessing anomalies,Bell Syst. Tech. J., vol. 45, pp. 1563-1581, 1966.
    • (1966) Bell Syst. Tech. J. , vol.45 , pp. 1563-1581
    • Graham, R.L.1
  • 16
    • 33747765118 scopus 로고    scopus 로고
    • Two novel multiway circuit partitioning algorithms, [WWW]
    • Bilkent Univ., Ankara, Turkey, May 1996, Available http://www.cs.bilkent.edu.tr
    • A. Dasdan and C. Aykanat, Two novel multiway circuit partitioning algorithms, [WWW], Tech. Rep. BU-CEIS-9609, Bilkent Univ., Ankara, Turkey, May 1996, Available http://www.cs.bilkent.edu.tr/
    • Tech. Rep. BU-CEIS-9609
    • Dasdan, A.1    Aykanat, C.2
  • 17
    • 0027658937 scopus 로고
    • A simple yet effective technique for partitioning
    • H. Shin and C. Kim, A simple yet effective technique for partitioning,IEEE Trans. VLSI Syst., vol. 1, no. 3, pp. 380-386, Sept. 1993.
    • (1993) IEEE Trans. VLSI Syst. , vol.1 , Issue.3 , pp. 380-386
    • Shin, H.1    Kim, C.2
  • 18
    • 0029249104 scopus 로고
    • Optimization by iterative improvement: An experimental evaluation on two-way partitioning
    • C.-W. Yeh, C.-K. Cheng, and T.-T. Y. Lin, Optimization by iterative improvement: An experimental evaluation on two-way partitioning,IEEE Trans. Computer-Aided Design, vol. 14, no. 2, pp. 145-153, Feb. 1995.
    • (1995) IEEE Trans. Computer-Aided Design , vol.14 , Issue.2 , pp. 145-153
    • Yeh, C.-W.1    Cheng, C.-K.2    Lin, T.-T.Y.3
  • 19
    • 0001047763 scopus 로고
    • Optimization by simulated annealing: An experimental evaluation; Part II, graph coloring and number partitioning
    • D. S. Johnson, C. R. Aragon, L. A. McGeoch, and C. Schevon, Optimization by simulated annealing: An experimental evaluation; Part II, graph coloring and number partitioning,Oper. Res., vol. 39, no. 3, pp. 378-406, May 1991.
    • (1991) Oper. Res. , vol.39 , Issue.3 , pp. 378-406
    • Johnson, D.S.1    Aragon, C.R.2    McGeoch, L.A.3    Schevon, C.4
  • 20
    • 51249170866 scopus 로고
    • Graph bisection algorithms with good average case behavior
    • T. N. Bui, S. Chaudhuri, F. T. Leighton, and M. Sipser, Graph bisection algorithms with good average case behavior.Combinatorica, vol. 7, no. 2, pp. 171-191, 1987.
    • (1987) Combinatorica , vol.7 , Issue.2 , pp. 171-191
    • Bui, T.N.1    Chaudhuri, S.2    Leighton, F.T.3    Sipser, M.4
  • 21
    • 0026191188 scopus 로고
    • Ratio cut partitioning for hierarchical designs
    • Y.-C. Wei and C.-K. Cheng, Ratio cut partitioning for hierarchical designs,IEEE Trans. Computer-Aided Design, vol. 10, no. 7, pp. 911-921, July 1991.
    • (1991) IEEE Trans. Computer-Aided Design , vol.10 , Issue.7 , pp. 911-921
    • Wei, Y.-C.1    Cheng, C.-K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.