Random double-bit error correcting generalised array codes

Electronics Letters

Volumn 33, Issue 5, 1997, Pages 382-383

  Boyarinov, I ^a   Farrell, P ^b   Markarian, G ^c   Honary, B ^c  

^a RUSSIAN ACADEMY OF SCIENCES   (Russian Federation)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

^c LANCASTER UNIVERSITY   (United Kingdom)

Author keywords

Arrays; Codes; Information theory

Indexed keywords

BINARY CODES; CALCULATIONS; CODING ERRORS; COMBINATORIAL CIRCUITS; DECODING; ENCODING (SYMBOLS); INFORMATION THEORY;

DOUBLE BIT ERROR CORRECTION CODES; GENERALIZED ARRAY CODES;

ERROR CORRECTION;

EID: 0031069989     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19970252     Document Type: Article

References (8)

1. RAO, T.R.N., and FUJIWARA, E.: 'Error-control coding for computer systems' (Prentice Hall, Englewood Cliffs, NJ, 1989)
2. HONARY, B., MARKARIAN, U., and FARRELL, P.: 'Generalised array codes and their trellis structure', Electron. Lett., 1993, 29, (6), pp. 541-542
3. HONARY, B., and MARKARIAN, G.: 'Trellis decoding of block codes: A practical approach' (Kluwer Academic Publishers. MA, 1996), to be published
4. BLOCH, E.L., and ZYABLOV, V.V.: 'Encoding of generalized concatenated codes', Probl. Inf. Transm., 1974, 10, (3), pp. 40-49
5. KASAHARA, M., SUGIYAMA, Y., HIRASAWA, S., and NAMEKAWA, T.: 'New classes of binary codes constructed on the basis of concatenated codes and product codes', IEEE Trans., 1976, IT-22, pp. 462-468
6. BOYARINOV, I.M., and KATSMAN, G.L.: 'Linear unequal error protection codes', IEEE Trans., 1981, IT-27, pp. 168-175
7. IMAI, H., and KAMIYANAGI, Y.: 'A construction method for double-error correcting codes for application to main memories', Trans. IECE Japan, 1977, J60-D, pp. 861-868 (in Japanese)
8. HORIGUCHI, T., and MORITA, K.: 'A parallel memory with double error correction capability - a class of one-step majority-logic decodable error correction codes (in Japanese)'. Paper of Technical Group EC 75-42, IECE Japan, November 1975