Compilation Methods for the Address Calculation Units of Embedded Processor Systems

Design Automation for Embedded Systems

Volumn 2, Issue 1, 1997, Pages 61-77

  Liem, Clifford ^a,b   Faulin, Pierre ^b   Jerraya, Ahmed ^a  

^a TIMA LABORATORY   (France)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; PROGRAM COMPILERS;

ADDRESS CALCULATION UNITS; COMPILATION METHODS; DATA FLOW PROCESSING; EMBEDDED PROCESSOR SYSTEMS;

PROGRAM PROCESSORS;

EID: 0030736839     PISSN: 09295585     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008862510877     Document Type: Article

References (18)

1. M. Harrand, et al. A single chip videophone video encoder/decoder. International Solid-State Circuits Conference, 292-293, Feb. 1995.
2. P. Paulin, J. Fréhel, M. Harrand, E. Berrebi, C. Liem, F. Naçabal and J. Herluison. High-level synthesis and codesign methods: An application to a videophone codec. In Proceedings of Euro DAC/VHDL, Brighton, U.K. Sept. 1995.
3. SGS-Thomson Microelectronics. D950-CORE preliminary specification, January 1995.
4. S. Liao, S. Devadas, K. Keutzer, S. Tjiang and A. Wang. Code optimization techniques for embedded DSP microprocessors. Design Automation Conference, 599-604, June 1995.
5. The Corporate Software Integrator. Lode DSP engine: Preliminary data sheet, May 1995.
6. L. Bergher, X. Figari, F. Frederiksen, M. Froidevaux, J. M. Gentit and O. Queinnec. MPEG Audio Decoder for Consumer Applications. CICC, 1995.
7. V. Zivojnovic, et al. DSPstone: A DSP-oriented benchmarking methodology. Proc. of International Conference on Signal Processing and Technology (ICSPAT), Dallas, Oct. 1994.
8. C. Liem, P. Paulin, M. Cornero and A. Jerraya. Industrial experience using rule-driven retargetable code generation for multimedia applications International Symposium on System-Level Synthesis, Cannes, France, Sept. 1995.
9. ZR38500 six-channel Dol by digital surround processor: Preliminary specification, Zoran Corporation, November 1994.
10. C. Liem, T. May and P. Paulin. Instruction-set matching and selection for DSP and ASIP code generation. European Design & Test Conference, Paris, France, pp. 31-37, Feb. 1994.
11. D. Bacon, S. Graham and O. Sharp, Compiler transformations for high-performance computing. ACM Computing Surveys26(4): 345-420, December 1994.
12. A. Aho, R. Sethi and J. Ullman. Compilers: Principles, Techniques and Tools. Addison-Wesley, Reading, Massachusetts, 1988.
13. U. Banerjee. Loop Parallelization. Kluwer Academic Publishers, 1994, 171 pages.
14. J. R. Larus. Efficient program tracing. IEEE Computer 52-61, May 1993.
15. C. Liem, T. May and P. Paulin. Register assignment through resource classification for ASIP microcode generation. Int. Conference on Computer Aided Design, Santa Clara, CA, pp. 397-402, Nov. 1994.
16. P. Paulin, C. Liem, T. May and S. Sutarwala. FlexWare: A flexible firmWare development environment. In Code Generation for Embedded Processors, P. Marwedel, G. Goossens(eds), Kluwer Academic Publishers, pp. 67-84, 1995.
17. J. VanPraet, G. Goossens, D. Lanneer, and H. DeMan. Instruction set definition and instruction selection for ASIPs. Int. Symposium on High-Level Synthesis, pp. 11-16, May 1994.
18. P. Paulin, M. Cornero, C. Liem, F. Nacabal, C. Donawa, S. Sutarwala, T. May and C. Valderram-a. Trends in embedded systems technology: An industrial perspective. In Hardware/Software Co-Design, M. G. Sami, G. De Micheli (eds), Kluwer Academic Publishers, 1996.