Low-voltage CMOS four-quadrant multiplier

Electronics Letters

Volumn 33, Issue 3, 1997, Pages 207-208

  Liu, Shen Iuan ^a   Chang, Chen Chieh ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Analogue multipliers; CMOS integrated circuits; Multiplying circuits

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC VARIABLES MEASUREMENT; INTEGRATED CIRCUIT MANUFACTURE; MOSFET DEVICES; MULTIPLYING CIRCUITS; SIGNAL PROCESSING; TIME DOMAIN ANALYSIS;

ANALOGUE MULTIPLIERS; FOUR QUADRANT MULTIPLIERS; TOTAL HARMONIC DISTORTION;

CMOS INTEGRATED CIRCUITS;

EID: 0030734470     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19970168     Document Type: Article

References (8)

1. MEAD, C., and ISMAIL, M.: 'Analog VLSI implementation of neural systems' (Kluwer Academic, Boston, 1989)
2. STOTTS, L.J.: 'Introduction to implantable biomedical IC design', IEEE Circuits Devices Mag., 1989, pp. 12-18
3. RAMIREZ-ANGULO, J.: 'Highly linear four-quadrant analog BiCMOS multiplier for ±1.5V supply operation'. Proc. IEEE Int. Symp. Circuits and Systems,. 1993, pp. 1467-1470
4. WYSZYNSKI, A.: 'Low-voltage CMOS and BiCMOS triode transconductors and integrators with gain-enhanced linearity and output impedance', Electron. Lett., 1994, 30, pp. 211-213
5. COBAN, A.L., and ALLEN, P.E.: 'Low-voltage CMOS trans-conductance cell based on parallel operation of triode and saturation transconductors', Electron. Lett., 1994, 30, pp. 1124-1126
6. LIU, S.I.: 'Low voltage CMOS four-quadrant multiplier', Electron. Lett., 1994, 30, pp. 2125-2126
7. LIU, S.I., and CHANG, C.C.: 'CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs', Int. J. Electron., 1995, 78, (2), pp. 327-332
8. CHENG, M.C.H., and TOUMAZOU, C.: '3 V MOS current conveyor cell for VLSI technology', Electron. Lett., 1993, 29, pp. 317-318