|
Volumn , Issue , 1997, Pages 43-49
|
General modeling and technology-mapping technique for LUT-based FPGAs
a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COMBINATORIAL CIRCUITS;
INTEGER PROGRAMMING;
LINEAR PROGRAMMING;
OPTIMIZATION;
TABLE LOOKUP;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
MIXED INTEGER LINEAR PROGRAMMING (MILP);
TECHNOLOGY MAPPING TECHNIQUE;
VIRTUAL SWITCHES;
PARALLEL PROCESSING SYSTEMS;
|
EID: 0030715465
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/258305.258311 Document Type: Conference Paper |
Times cited : (6)
|
References (11)
|