|
Volumn , Issue , 1997, Pages 439-
|
Compressing address trace data for cache simulations
a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BLOCK CODES;
COMPUTER ARCHITECTURE;
COMPUTER SIMULATION;
COMPUTER SOFTWARE;
DATA STORAGE EQUIPMENT;
FILE ORGANIZATION;
CACHE ARCHITECTURES;
CACHE SIMULATIONS;
CACHE SIMULATOR;
GENERIC COMPRESSION PROGRAMS;
DATA COMPRESSION;
|
EID: 0030713846
PISSN: 10680314
EISSN: None
Source Type: None
DOI: 10.1109/dcc.1997.582096 Document Type: Conference Paper |
Times cited : (2)
|
References (0)
|