Interactive codesign for real-time embedded control systems: Task graph generation from SA/VHDL models

Conference Proceedings of the EUROMICRO

Volumn , Issue , 1997, Pages 172-181

  Ong, S A ^a,b   Tiensyrja, K ^a   Jozwiak, L ^b  

^a VTT TECHNICAL RESEARCH CENTRE OF FINLAND   (Finland)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BEHAVIORAL ANALYSIS; CO-DESIGN APPROACH; EMBEDDED CONTROL SYSTEMS; FUNCTIONAL BEHAVIORS; FUNCTIONAL SPECIFICATION; HIERARCHICAL DECOMPOSITIONS; HW/SW PARTITIONING; INFORMATION CONCERNING;

DESIGN; LINEAR CONTROL SYSTEMS; SPECIFICATIONS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DISTRIBUTED PARAMETER CONTROL SYSTEMS; GRAPH THEORY; HIERARCHICAL SYSTEMS; INFORMATION RETRIEVAL; INTERACTIVE COMPUTER SYSTEMS; SEQUENTIAL MACHINES;

INFORMATION TECHNOLOGY; REAL TIME SYSTEMS;

INTERACTIVE CODESIGN; REAL TIME EMBEDDED CONTROL SYSTEMS; STRUCTURED ANALYSIS (SA);

EID: 0030711367     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1997.617255     Document Type: Conference Paper

References (13)

1. P. J. Ashenden. The Designers Guide to VHDL Morgan Kaufmann, 1996.
2. A. Bender. Design of an optimal loosely coupled heterogeneous multiprocessor system. In Proceedings of The European Design &Test Conference, pages 275-281, Paris, France, 1996.
3. S. Cheung and J. Kramer. Context constraints for compositional reachability analysis. ACM Transactions on Software Engineering and Methodology, 5(4):334-377, October 1996.
4. G. DeMicheli. Computer-aided hardware-software code-sign. IEEE Micro, pages 10-16, August 1994.
5. R. Ernst, J. Henkel, and T. Benner. Hardware/software co-synthesis for microcontrollers. IEEE Design &Test Magazine, 10(4):64-75, December 1993.
6. J. Gong, D. Gajski, and S. Bakshi. Model refinement for hardware-software codesign. In Proceedings of The European Design &Test Conference, pages 270-274, Paris, France, 1996.
7. C. Hoare. Communicating Sequential Processes. Prentice Hall Int., 1985.
8. M. Kauppi and J.-P. Soininen. Functional specification and verification of digital system by using vhdl combined with graphical structured analysis. In Proceedings of the 2nd European Conference on VHDL Methods, Stockholm, Sweden, 1991.
9. J.-P. Soininen, T. Huttunen, K. Tiensyrja, and H. Heusala. Cosimulation of real-time control systems. In Proceedings of The EuroDac, Brighton, United Kingdom, 1995.
10. J.-P. Soininen, J. Saarikettu, V. Veijalainen, and T. Huttunen. A formal validation environment for functional specifications. In CHDL97, Toledo, Spain, 1997.
11. A. Valmari, J. Kemppainen, M. Clegg, and M. Levanto. Putting advanced reachability analysis tehcniques together: the "ara" tool. In FME 1993: Industrial-Strength Formal Methods, Odense, Denmark, 1993. Springer-Verlag.
12. P. T. Ward and S. J. Mellor. Structured Development for Real-Time Systems. Yourdon Press, 1985.
13. J. Wordsworth. Software Development with Z. Addison-Wesley, 1992.