|
|
|
Volumn 9, Issue 1, 1997, Pages 27-41
|
|
Architecture and implementation of MEMORY CHANNEL 2
a
a
NONE
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
BANDWIDTH;
COMMUNICATION CHANNELS (INFORMATION THEORY);
COMPUTER ARCHITECTURE;
PARALLEL PROCESSING SYSTEMS;
STORAGE ALLOCATION (COMPUTER);
USER INTERFACES;
VIRTUAL REALITY;
USER LEVEL MESSAGING;
INTERCONNECTION NETWORKS;
|
|
EID: 0030655202
PISSN: 0898901X
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
|
Times cited : (18)
|
|
References (26)
|
