|
Volumn , Issue , 1997, Pages 272-281
|
Thread partitioning and scheduling based on cost model
a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER ARCHITECTURE;
FAULT TOLERANT COMPUTER SYSTEMS;
HEURISTIC PROGRAMMING;
MICROPROCESSOR CHIPS;
PARALLEL ALGORITHMS;
PROGRAM COMPILERS;
RESOURCE ALLOCATION;
SEQUENTIAL SWITCHING;
HEURISTIC ALGORITHMS;
THREAD PARTITIONING;
MULTIPROCESSING SYSTEMS;
|
EID: 0030652307
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/258492.258519 Document Type: Conference Paper |
Times cited : (12)
|
References (28)
|