Technology development strategies for the 21st century

Applied Surface Science

Volumn 100-101, Issue , 1996, Pages 534-540

  Bohr, Mark T ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTERCONNECTION NETWORKS; LOGIC CIRCUITS; PERFORMANCE; PHOTOLITHOGRAPHY; RELIABILITY; TECHNOLOGY TRANSFER; TRANSISTORS; X RAYS;

OPTICAL LITHOGRAPHY; SCALING TRANSISTOR FEATURE SIZE; TECHNOLOGY COMPLEXITY; TECHNOLOGY DEVELOPMENT STRATEGIST; TRANSISTOR DELAY;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0030564314     PISSN: 01694332     EISSN: None     Source Type: Journal    
DOI: 10.1016/0169-4332(96)00335-2     Document Type: Article

References (10)

1. S. Wolf and R. Tauber, Silicon Processing for the VLSI Era, Vol. 1 (Lattice Press, Sunset Beach, 1986) p. 463.
2. M.D. Levenson, N.S. Viswanathan and R.A. Simpson, IEEE Trans. Electron Devices ED-29 (1982) 1828.
3. R.H. Dennard, F.H. Gaensslen, H.N. Yu, V.L. Rideout, E. Bassous and A.R. LeBlanc, IEEE J. Solid-State Circuits SC-9 (1974) 256.
4. M.T. Bohr, Semicond. Int. 18(6) (1995) 75.
5. A.V. Gelatos, S. Poon, R. Marsh, C.J. Mogab and M. Thompson, Int. Electron Devices Meeting Tech, Dig. (1994) p. 123.
6. J. Li, T.E. Seidel and J.W. Mayer, MRS Bull. XIX(8) (1994) 15.
7. C. Chiang, S.M. Tzeng, G. Raghavan, R. Villasol, G. Bai, M. Bohr, H. Fujimoto and D.B. Fraser, in: VLSI Multilevel Interconnect Conf. Proc. (1994) p. 414.
8. S.Q. Wang, MRS Bull. XIX(8) (1994) 30.
9. R.K. Laxman, Semicond. Int. 18(5) (1995) 71.
10. J. Paraszczak, D. Edelstein, S. Cohen, E. Babich and J. Hummel, Int. Electron Devices Meeting Tech. Dig. (1993) p. 261.