Narrow-band FIR filtering with FPGAs using sigma-delta modulation encoding

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 14, Issue 3, 1996, Pages 265-282

  Dick, Chris ^a,c,d   Harris, Fred ^b,e  

^a LA TROBE UNIVERSITY   (Australia)

^b UTC Aerospace Systems   (United States)

^c Signal Processing Research Laboratory

^d IEEE

^e SAN DIEGO STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA QUANTIZATION;

BANDPASS FILTERS; DATA TRANSFER; DELTA MODULATION; PROGRAMMABLE LOGIC CONTROLLERS; SIGNAL ENCODING;

SIGNAL FILTERING AND PREDICTION;

EID: 0030415643     PISSN: 09225773     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF00929620     Document Type: Review

References (13)

1. J. Isoaho, "FPGA-implementable digital filters," More FPGAs, W. Moore and W. Luk (Eds.), Abingdon EE&CS Books, Oxford, England, pp. 281-290, 1994.
2. S. Mohanakrishnan and J.B. Evans, "Automatic implementation of FIR filters on field programmable gate arrays," IEEE Signal Processing Letters, Vol. 2, No. 3, pp. 51-53, March 1995.
3. Xilinx Inc., The Programmable Logic Data Book, 1994.
4. J. Isoaho, J. Pasanen, and O. Vainio, "DSP system integration and prototyping with FPGAs," Journal of VLSI Signal Processing, No. 6, pp. 155-172, 1993.
5. A.E. de la Serna and M.A. Soderstrand, "Trade-off between FPGA resource utilization and roundoff error in optimized CSD FIR digital filters," Twenty-Eighth Asilomar Conference on Signals, Systems & Computers, IEEE Computer Society Press, Pacific Grove, California, pp. 120-127, Oct. 31-Nov. 2, 1994.
6. P.J. Graumann and L.E. Turner, "Implementing digital signal processing algorithms using pipelined bit-serial arithmetic and field programmable gate arrays," Proceedings of FPGA 1992, pp. 123-128, 1992.
7. L. Mintzer, "FIR filters with field-programmable gate arrays," Journal of VLSI Signal Processing, No. 6, pp. 120-127, 1993.
8. S.A. White, "Applications of distributed arithmetic to digital signal processing," IEEE ASSP Magazine, Vol. 6, No. 3, pp. 4-19, July 1989.
9. A. Peled and B. Liu, "A new hardware realization of digital filters," IEEE Trans. on Acoust., Speech, Signal Processing, Vol. ASSP-22, pp. 456-462, Dec. 1974.
10. G. Goslin and B. Newgard, "16-tap, 8-bit FIR filter applications guide," Xilinx Application Note, pp. 25-28, Nov. 1994.
11. J.C. Candy and G.C. Temes, "Oversampling methods for A/D and D/A conversion," in Oversampling Delta-Sigma Data Converters-Theory Design and Simulation, IEEE Press, New York, 1992.
12. Xilinx Inc. XACT Libraries Guide, 0401098 01, April 1994.
13. Texas Instruments, Third generation TMS320 User's Guide, Texas Instruments, Austin Texas, 1988.