메뉴 건너뛰기




Volumn , Issue , 1996, Pages 279-287

Fast yield prediction for accurate costing of ICs

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COSTS; ELECTRONICS PACKAGING; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; PARAMETER ESTIMATION;

EID: 0030408890     PISSN: 10632204     EISSN: None     Source Type: None    
DOI: 10.1109/ICISS.1996.552435     Document Type: Conference Paper
Times cited : (2)

References (26)
  • 1
    • 0022102574 scopus 로고
    • Modeling of critical area in yield forecasts
    • A. V. Ferris-Prabhu Modeling of critical area in yield forecasts IEEE Journal of Solid State Circuits SC-20 4 874 880 Aug. 1985
    • (1985) IEEE Journal of Solid State Circuits , vol.SC-20 , Issue.4 , pp. 874-880
    • Ferris-Prabhu, A.V.1
  • 2
    • 84938162176 scopus 로고
    • Cost-size optima of monolithic integrated circuits
    • B. T. Murphy Cost-size optima of monolithic integrated circuits Proc. IEEE 52 Dec 1964
    • (1964) Proc. IEEE , pp. 52
    • Murphy, B.T.1
  • 3
    • 0005900785 scopus 로고
    • Yield, economic, and logistic models for complex digital arrays
    • R. B. Seeds Yield, economic, and logistic models for complex digital arrays IEEE International Convention Record 60 61 Mar 1967
    • (1967) IEEE International Convention Record , pp. 60-61
    • Seeds, R.B.1
  • 4
    • 0014923116 scopus 로고
    • A new look at yield of integrated circuits
    • J. E. Price A new look at yield of integrated circuits Proc. IEEE(Letters) 58 8 1290 1291 Aug 1970
    • (1970) Proc. IEEE(Letters) , vol.58 , Issue.8 , pp. 1290-1291
    • Price, J.E.1
  • 5
    • 0020846899 scopus 로고
    • Modeling of integrated circuit defect sensitivities
    • C. H. Stapper Modeling of integrated circuit defect sensitivities IBM J. Res. Develop. 27 6 549 557 Nov 1983
    • (1983) IBM J. Res. Develop. , vol.27 , Issue.6 , pp. 549-557
    • Stapper, C.H.1
  • 6
    • 0029304862 scopus 로고
    • Integrated circuit yield management and yield analysis: Development and implementation
    • C. H. Stapper R. J. Rosner Integrated circuit yield management and yield analysis: Development and implementation IEEE Trans. on Semiconductor Manufacturing 8 2 95 102 May 1995
    • (1995) IEEE Trans. on Semiconductor Manufacturing , vol.8 , Issue.2 , pp. 95-102
    • Stapper, C.H.1    Rosner, R.J.2
  • 7
    • 85176691819 scopus 로고    scopus 로고
    • Application of a survey sampling critical area computation tool in a manufacturing environment
    • Massachussetts
    • F. Duvivier G. A. Allan Application of a survey sampling critical area computation tool in a manufacturing environment IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems Boston Massachussetts 1996-Nov
    • (1996)
    • Duvivier, F.1    Allan, G.A.2
  • 8
    • 0001552625 scopus 로고
    • VLASIC: A catastrophic fault yield simulator for integrated circuits
    • H. Walker VLASIC: A catastrophic fault yield simulator for integrated circuits IEEE Trans. Comp. Aided Design CAD-5 541 556 Oct 1986
    • (1986) IEEE Trans. Comp. Aided Design , vol.CAD-5 , pp. 541-556
    • Walker, H.1
  • 10
    • 0027929098 scopus 로고
    • Manufacturability analysis environment - MAPEX
    • CA
    • H. T. Heineken W. Maly Manufacturability analysis environment-MAPEX Custom Integrated Circuits Conference 309 312 Custom Integrated Circuits Conference San Diego CA 1994-May
    • (1994) , pp. 309-312
    • Heineken, H.T.1    Maly, W.2
  • 12
    • 0026869428 scopus 로고
    • IC defect sensitivity for footprint-type spot defects
    • J. P. de Gyvez IC defect sensitivity for footprint-type spot defects IEEE Trans. Comp. Aided Design CAD-11 5 638 659 May 1992
    • (1992) IEEE Trans. Comp. Aided Design , vol.CAD-11 , Issue.5 , pp. 638-659
    • de Gyvez, J.P.1
  • 13
    • 0042279378 scopus 로고
    • McYield: A CAD tool for functional yield projections for VLSI
    • M. J. Lorenzetti P. Magill A. Dalal P. Franzon McYield: A CAD tool for functional yield projections for VLSI IEEE Workshop on Defect and Fault Tolerance in VLSI Systems 100 110 IEEE Workshop on Defect and Fault Tolerance in VLSI Systems 1990-Nov
    • (1990) , pp. 100-110
    • Lorenzetti, M.J.1    Magill, P.2    Dalal, A.3    Franzon, P.4
  • 14
    • 0028747395 scopus 로고
    • Efficient critical area algorithms and their application to yield improvement and test strategies
    • G. A. Allan A. J. Walton Efficient critical area algorithms and their application to yield improvement and test strategies IEEE Workshop on Defect and Fault Tolerance, in VLSI Systems 88 96 IEEE Workshop on Defect and Fault Tolerance, in VLSI Systems Montreal Canada 1994-Oct
    • (1994) , pp. 88-96
    • Allan, G.A.1    Walton, A.J.2
  • 15
    • 85176672051 scopus 로고
    • A defect sensitivity measurement tool enabling comparison of multilevel interconnection strategies
    • CA
    • G. A. Allan J. P. Elliott A. J. Walton A defect sensitivity measurement tool enabling comparison of multilevel interconnection strategies VLSI Multilevel Metal Interconnection Conference 655 657 VLSI Multilevel Metal Interconnection Conference Santa Clara CA 1995-June
    • (1995) , pp. 655-657
    • Allan, G.A.1    Elliott, J.P.2    Walton, A.J.3
  • 16
    • 0029488633 scopus 로고
    • Hierarchical extraction of critical area for shorts in very large scale ICs
    • Louisiana
    • P. K. Nag W. Maly Hierarchical extraction of critical area for shorts in very large scale ICs IEEE Workshop on Defect and Fault Tolerance in VLSI Systems 19 27 IEEE Workshop on Defect and Fault Tolerance in VLSI Systems Layfayette Louisiana 1995-Nov
    • (1995) , pp. 19-27
    • Nag, P.K.1    Maly, W.2
  • 17
    • 85176679358 scopus 로고
    • In Oral presentation of: Hierarchical extraction of critical area for shorts in very large scale ICs
    • Louisiana
    • P. K. Nag W. Maly In Oral presentation of: Hierarchical extraction of critical area for shorts in very large scale ICs IEEE Workshop on Defect and Fault Tolerance in VLSI Systems 19 27 IEEE Workshop on Defect and Fault Tolerance in VLSI Systems Layfayette Louisiana 1995-Nov
    • (1995) , pp. 19-27
    • Nag, P.K.1    Maly, W.2
  • 18
    • 0029490522 scopus 로고
    • Hierarchical critical area extraction with the EYE tool
    • Louisiana
    • G. A. Allan A. J. Walton Hierarchical critical area extraction with the EYE tool IEEE Workshop on Defect and Fault Tolerance in VLSI Systems 28 36 IEEE Workshop on Defect and Fault Tolerance in VLSI Systems Layfayette Louisiana 1995-Nov
    • (1995) , pp. 28-36
    • Allan, G.A.1    Walton, A.J.2
  • 19
    • 85176678990 scopus 로고    scopus 로고
    • Yield prediction for ULSI
    • CA
    • G. A. Allan A. J. Walton Yield prediction for ULSI VLSI Multilevel Metal Interconnection Conference VLSI Multilevel Metal Interconnection Conference Santa Clara CA 1996-June
    • (1996)
    • Allan, G.A.1    Walton, A.J.2
  • 20
    • 0004024113 scopus 로고
    • Elementary Survey Sampling
    • Wadsworth Publishing Company Inc California, Belmont
    • W. Mendenhall L. Ott R. L. Scheaffer Elementary Survey Sampling 1991 Wadsworth Publishing Company Inc California, Belmont
    • (1991)
    • Mendenhall, W.1    Ott, L.2    Scheaffer, R.L.3
  • 21
    • 85176683279 scopus 로고    scopus 로고
  • 22
    • 85176678197 scopus 로고
    • Methodology and development of a complete cad system for digital VLSI design
    • P. B. Sabet L. Burgun A. Greiner F. Pétrot Methodology and development of a complete cad system for digital VLSI design VIII Simposio Brasileiro de Concepcao de Circuitos Integrados VIII Simposio Brasileiro de Concepcao de Circuitos Integrados 1994-November
    • (1994)
    • Sabet, P.B.1    Burgun, L.2    Greiner, A.3    Pétrot, F.4
  • 23
    • 0015417535 scopus 로고
    • Yield analysis of large integrated-circuit chips
    • A. Gupta J. W. Lathrop Yield analysis of large integrated-circuit chips IEEE J. of Solid State Circuits SC-7 5 389 398 Oct 1972
    • (1972) IEEE J. of Solid State Circuits , vol.SC-7 , Issue.5 , pp. 389-398
    • Gupta, A.1    Lathrop, J.W.2
  • 24
    • 0028137914 scopus 로고
    • Design of a high complexity superscalar microprocessor with the portable IDPS ASIC library
    • A. Greiner L. Lucas F. Wajsbürt L. Winckel Design of a high complexity superscalar microprocessor with the portable IDPS ASIC library The European Conference on Design Automation 9 13 The European Conference on Design Automation 1994-March
    • (1994) , pp. 9-13
    • Greiner, A.1    Lucas, L.2    Wajsbürt, F.3    Winckel, L.4
  • 25
    • 0028722243 scopus 로고
    • Designing a high complexity microprocessor using the alliance CAD system
    • A. Greiner L. Lucas F. Wajsburt Designing a high complexity microprocessor using the alliance CAD system Proceedings of the Annual IEEE International ASIC Conference and Exhibit 223 226 Proceedings of the Annual IEEE International ASIC Conference and Exhibit 1994
    • (1994) , pp. 223-226
    • Greiner, A.1    Lucas, L.2    Wajsburt, F.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.