Petri nets and asynchronous circuit design

IEE Colloquium (Digest)

Volumn , Issue 40, 1996, Pages

  Yakovlev, A ^a   Semenov, A ^a   Koelmans, A M ^a   Kinniment, D J ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; BOOLEAN FUNCTIONS; COMPUTER SIMULATION; COMPUTER SOFTWARE; CONSTRAINT THEORY; ENCODING (SYMBOLS); GRAPHICAL USER INTERFACES; LOGIC CIRCUITS; LOGIC GATES; OPTIMIZATION; PETRI NETS;

ASYNCHRONOUS CIRCUIT DESIGN; STATE ENCODING; TIMING CONSTRAINT;

COMPUTER AIDED LOGIC DESIGN;

EID: 0030386635     PISSN: 09633308     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. A. Yakovlev, A. Koelmans and L. Lavagno. High level modelling and design of asynchronous interface logic. IEEE Design and Test of Computers, Spring 1995, pp. 32-40.
2. M.A. Kishinevsky, A.Y. Kondratyev, A.R. Taubin and V.I. Varshavsky. Concurrent Hardware. The Theory and Practice of Self-Timed Design. John Wiley and Sons. London, 1993.
3. L. Lavagno and A. Sangiovanni-Vincentelli. Algorithms for Synthesis and Testing of Asynchronous Circuits. Kluwer Academic Publishers, Boston, MA, 1993.
4. E.M. Sentovich et. al. SIS: A System for Sequential Circuit Synthesis. TR-UCB/ERL M92/41, May 1992.
5. C. Ykman-Couvreur, B. Lin and H. De Man, Assassin: A synthesis system for asynchronous control circuits. Technical Report, IMEC, Sept. 1994, User and Tutorial manual.
6. T. Murata, Petri Nets: Properties, analysis and application. Proc. of IEEE, 77(4), pp. 541-574 (1989).
7. J. Cortadella, L. Lavagno, P. Vanbekbergen, and A. Yakovlev. Designing asynchronous circuits from behavioural specifications with internal conflicts. Proc. Int. Symp. on Adv. Res. in Async. Cir. and Syst. (Async94), SaltLake City, Nov. 1994, IEEE Comp. Society Press, N.Y., pp. 106-115.
8. A. Semenov and A. Yakovlev. Verification of asynchronous circuits based on timed Petri net unfolding. Proc. of the Int. Workshop on Timing Issues in Spec, and Synth. of Dig. Syst. (TAU'95), Seattle, Nov. 1995, pp. 199-210.
9. E. Pastor, O. Roig, J. Cortadella and R.M. Badia. Petri net analysis using Boolean manipulation. Proc. Int. Conf. Appl. and Theory of Petri Nets, June 1994, Zaragoza, Spain, LNCS 815, Springer-Verlag, Berlin, 1994, pp. 416-435.
10. A. Valmari. Stubborn attack on state explosion. Form. Meth. in Syst. Des., Vol.1, 1991, pp. 297-322.
11. K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Boston, 1993.
12. A. Semenov and A. Yakovlev. Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits. Proc. IFIP Int. Conference on Computer Hardware Description Languages, (CHDL'95), Chiba, Japan, August-September 1995, pp. 567-573.
13. A. Kondratyev, J. Cortadella, M. Kishinevsky. E. Pastor, O. Roig, and A. Yakovlev. Checking Signal Transition Graph Implementability by Symbolic BDD Traversal, Proc. European Design and Test Conference (EDTC'95). Paris, March 1995, IEEE Comp. Society Press, N.Y., pp. 325-332.
14. J. Cortadella, A. Kondratyev, M. Kishinevsky, L. Lavagno and A. Yakovlev. Complete state encoding based on theory of regions, accepted for Async96. Aizu, Japan, March 1996.
15. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen and A. Yakovlev. Simple-gate implementation of speed-independent circuits. Proc. IEEE Design Automation Conference, DAC'94. San Diego, June 1994, IEEE Comp. Society Press, N.Y., pp. 56-62.
16. M. Ancutici and T. Braunl. Petri Net Simulator PNS. Tech. Doc. University of Stüttgart. 1993.
17. P. Grönberg, M. Tiusanen and K. Varpaaniemi. PROD: - A Pr/T-net reachability analysis tool. Series B. Tech. Rep., No. 11, Helsinki University of Technology, June 1993.
18. Ultrasan, user's manual, version 3.0. Technical report, Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Illinois. USA, 1995.