|
Volumn , Issue , 1996, Pages 140-141
|
BiMOS modeling for reliable SOI circuit design
a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER SIMULATION;
ELECTRIC BREAKDOWN;
ELECTRIC NETWORK ANALYSIS;
LEAKAGE CURRENTS;
MOSFET DEVICES;
SEMICONDUCTOR DEVICE MODELS;
SILICON ON INSULATOR TECHNOLOGY;
BIPOLAR JUNCTION TRANSISTORS (BJT);
CHARGE COUPLING;
DRAIN SOURCE BREAKDOWN;
FLOATING BODY EFFECT;
BIPOLAR TRANSISTORS;
|
EID: 0030381534
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (6)
|
References (7)
|