-
1
-
-
0004072686
-
-
Alfred V. Aho, Ravi Sethi, and Jeffrey D. Ullman, Compilers, Principles, Techniques, and Tools, Addison-Wesley, 1986.
-
(1986)
Compilers, Principles, Techniques, and Tools, Addison-Wesley
-
-
Aho, A.V.1
Sethi, R.2
Ullman, J.D.3
-
3
-
-
0025447908
-
Improving Register Allocation for Subscripted Variables
-
White Plains, New York, June
-
D. Callahan, S. Carr, and K. Kennedy, Improving Register Allocation for Subscripted Variables, Proc. of the SIGPLAN Conf. on PLD1, White Plains, New York, pp. 53-65 (June 1990).
-
(1990)
Proc. of the SIGPLAN Conf. on PLD1
, pp. 53-65
-
-
Callahan, D.1
Carr, S.2
Kennedy, K.3
-
4
-
-
0028277074
-
Scalar Replacement in the Presence of Conditional Control Flow
-
January
-
S. Carr and K. Kennedy, Scalar Replacement in the Presence of Conditional Control Flow, Software-Practice ami Experience, 24(l):51-77 (January 1994).
-
(1994)
Software-Practice Ami Experience
, vol.24
, Issue.50
, pp. 51-77
-
-
Carr, S.1
Kennedy, K.2
-
5
-
-
32844457084
-
Register Pipelining: An Integrated Approach to Register Allocation for Scalar and Subscripted Variables
-
Springer Verlag, Paderborn, Germany, October
-
E. Duestenvald, R. Gupta, and M. L. Sofia, Register Pipelining: An Integrated Approach to Register Allocation for Scalar and Subscripted Variables, Proc. of Infl. Workshop on Compiler Construction, LNCS 641 Springer Verlag, Paderborn, Germany, pp. 192-206 (October 1992).
-
(1992)
Proc. of Infl. Workshop on Compiler Construction, LNCS
, vol.641
, pp. 192-206
-
-
Duestenvald, E.1
Gupta, R.2
Sofia, M.L.3
-
6
-
-
0027837036
-
A Practical Data Flow Framework for Array Reference Analysis and its Application in Optimizations
-
Albuquerque, New Mexico, June
-
E. Duesterwald, R. Gupta, and M. L. Sofia, A Practical Data Flow Framework for Array Reference Analysis and its Application in Optimizations, Proc. of ACM SIGPLAN Conf. PLD1, Albuquerque, New Mexico, pp. 68-77 (June 1993).
-
(1993)
Proc. of ACM SIGPLAN Conf. PLD1
, pp. 68-77
-
-
Duesterwald, E.1
Gupta, R.2
Sofia, M.L.3
-
7
-
-
84976800698
-
Practical Adaption of the Global Optimization Algorithm of Morel and Renvoise
-
April
-
D. M. Dhamdhere, Practical Adaption of the Global Optimization Algorithm of Morel and Renvoise, ACM Trans, on Programming Languages ana" Systems, 13(2):291-294 (April 1991).
-
(1991)
ACM Trans, on Programming Languages Ana" Systems
, vol.13
, Issue.2
, pp. 291-294
-
-
Dhamdhere, D.M.1
-
8
-
-
0026991029
-
How to Analyze Large Programs Efficiently and Informatively
-
June 1992.
-
D. M. Dhamdhere, B. K. Rosen and F. K. Zadeck, How to Analyze Large Programs Efficiently and Informatively, Proc. of the SIGPLAN PLDI, San Francisco, California, pp. 212-223 (June 1992).
-
Proc. of the SIGPLAN PLDI, San Francisco, California
, pp. 212-223
-
-
Dhamdhere, D.M.1
Rosen, B.K.2
Zadeck, F.K.3
-
9
-
-
0028460367
-
Optimal Code Motion: Theory and Practice
-
J. Knoop, O. Ruthing, and B. Stefien, Optimal Code Motion: Theory and Practice, ACM TOPLAS, 16(4): 1117-1155.
-
ACM TOPLAS
, vol.16
, Issue.4
, pp. 1117-1155
-
-
Knoop, J.1
Ruthing, O.2
Stefien, B.3
-
10
-
-
0018434045
-
Global Optimization by Suppression of Partial Redundancies, C
-
E. Morel and C. Renvoise, Global Optimization by Suppression of Partial Redundancies, Comm. ACM, 22 (2): 96-103 (1979).
-
(1979)
Omm. ACM
, vol.22
, Issue.2
, pp. 96-103
-
-
Morel, E.1
Renvoise, C.2
-
12
-
-
84976845365
-
A Register Allocation Framework Based upon Hierarchical Cyclic Interval Graphs
-
Springer Verlag, Germany
-
L. Hendren, G. R. Gao, E. R. Altman, and C. Mukerji, A Register Allocation Framework Based Upon Hierarchical Cyclic Interval Graphs, Infl. Workshop on Compiler Construction, LNCS 641 Springer Verlag, Germany, pp. 176-191 (1992)
-
(1992)
Infl. Workshop on Compiler Construction, LNCS
, vol.641
, pp. 176-191
-
-
Hendren, L.1
Gao, G.R.2
Altman, E.R.3
Mukerji, C.4
-
14
-
-
62749095223
-
-
T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms, The MIT Press, Cambridge, Massachusetts (1990).
-
(1990)
Introduction to Algorithms, the MIT Press, Cambridge, Massachusetts
-
-
Cormen, T.H.1
Leiserson, C.E.2
Rivest, R.L.3
-
15
-
-
0026966702
-
Register Allocation for Software Pipelined Loops
-
San Francisco, California, pp. 212-223 June
-
B. R. Ran. M. Lee, P. P. Tirumalai, M. S. Schlansker, Register Allocation for Software Pipelined Loops, Proc. of the SIGPLAN Conf. PLDI, San Francisco, California, pp. 212-223 (June 1992).
-
(1992)
Proc. of the SIGPLAN Conf. PLDI
-
-
Ran, B.R.1
Lee, M.2
Tirumalai, P.P.3
Schlansker, M.S.4
-
17
-
-
84976845619
-
Load/Store Range Analysis for Global Register Allocation
-
Albequerque, New Mexico, pp. 268-277 (June 1994).
-
P. Kolte and M. J. Harrold, Load/Store Range Analysis for Global Register Allocation, Proc. of the SIGPLAN Conf. PLDI, Albequerque, New Mexico, pp. 268-277 (June 1994).
-
Proc. of the SIGPLAN Conf. PLDI
-
-
Kolte, P.1
Harrold, M.J.2
-
20
-
-
33750575094
-
Optimal Placement of Load-Store Operations for Array Accesses in Loops
-
DCS, University of Pittsburgh
-
R. Bodik and R. Gupta, Optimal Placement of Load-Store Operations for Array Accesses in Loops, Technical Report 95-03, DCS, University of Pittsburgh (1995).
-
(1995)
Technical Report 95-03
-
-
Bodik, R.1
Gupta, R.2
-
21
-
-
84976815037
-
-
Register Allocation and Spilling via Graph Coloring, June
-
G. J. Chaitin, Register Allocation and Spilling via Graph Coloring, Proc. of the SIGPLAN Symp. on Compiler Construction, SIGPLAN Notices, 17(6):98-105 (June 1982).
-
(1982)
Proc. of the SIGPLAN Symp. on Compiler Construction, SIGPLAN Notices
, vol.17
, Issue.6
, pp. 98-105
-
-
Chaitin, G.J.1
|