Locality as a visualization tool

IEEE Transactions on Computers

Volumn 45, Issue 11, 1996, Pages 1319-1326

  Grimsrud, K ^b   Archibald, J ^a,c   Frost, R ^a,c   Nelson, B ^a,c  

^a IEEE

^b INTEL CORPORATION   (United States)

^c Brigham Young University   (United States)

Author keywords

Caches; Locality; Profiling; Traces; Visualization; Workload characterization

Indexed keywords

HIERARCHICAL SYSTEMS; VISUALIZATION;

LOCALITY; WORKLOAD CHARACTERIZATION;

BUFFER STORAGE;

EID: 0030289808     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.544490     Document Type: Article

References (11)

1. T. Chiueh and R. Katz, "Eliminating the Address Translation Bottleneck for Physical Address Cache," Proc. 1992 Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS V), pp. 137-148, Oct. 1992.
2. J.K. Flanagan, B. Nelson, J. Archibald, and K. Grimsrud, "Incomplete Trace Data and Trace-Driven Simulation: A Case Study," Proc. Int'l Workshop Modelling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS '93), pp. 203-209, Jan. 1993.
3. K. Grimsrud, J. Archibald, M. Ripley, K. Flanagan, and B. Nelson, "BACH: A Hardware Monitor for Tracing Microprocessor-Based Systems," Microprocessors and Microsystems, vol. 17, no. 8, pp. 443-459, Oct. 1993.
4. K. Grimsrud, "Quantifying Locality," doctoral dissertation, Brigham Young Univ., Dept. of Electrical and Computer Eng., Dec. 1993.
5. K. Grimsrud, J. Archibald, R. Frost, and B. Nelson, "On the Accuracy of Memory Reference Models," Proc. Seventh Int'l Conf. Modelling Techniques and Tools for Computer Performance Evaluation, pp. 369-388, May 1994.
6. J. Hennessy and D. Patterson, Computer Architecture, A Quantitative Approach. San Mateo, Calif.: Morgan Kaufman, 1990.
7. A. Smith, "Cache Memories," Computing Surveys, vol. 14. no. 3, pp. 473-530, Sept. 1982.
8. Standard Performance Evaluation Committee, SPEC 92 User's Guide.
9. T. Torrellas, A. Gupta, and J. Hennessy, "Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System," Proc. 1992 Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS V), pp. 162-174, Oct. 1992.
10. D. Tullsen and S. Eggers, "Limitations of Cache Prefetching on a Bus-Based Multiprocessor," Proc. 20th Ann. Symp. Computer Architecture, pp. 278-288, May 1993.
11. J. Veenstra and R. Fowler, "A Performance Evaluation of Optimal Hybrid Cache Coherency Protocols," Proc. 1992 Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 149-157, Oct. 1992.