|
Volumn 69, Issue 18, 1996, Pages 2746-2748
|
Superconducting complementary output switching logic operating at 5-10 Gb/s
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BIT ERROR RATE;
COMPUTER SIMULATION;
JOSEPHSON JUNCTION DEVICES;
LOGIC CIRCUITS;
MONTE CARLO METHODS;
NATURAL FREQUENCIES;
OPTIMIZATION;
SQUIDS;
SWITCHING;
TIMING CIRCUITS;
COMPLEMENTARY OUTPUT SWITCHING LOGIC;
INDUCTANCE;
JOSEPHSON JUNCTION;
TWO BIT ENCODER CIRCUIT;
LOGIC GATES;
|
EID: 0030264338
PISSN: 00036951
EISSN: None
Source Type: Journal
DOI: 10.1063/1.117698 Document Type: Article |
Times cited : (8)
|
References (12)
|