메뉴 건너뛰기




Volumn 69, Issue 18, 1996, Pages 2746-2748

Superconducting complementary output switching logic operating at 5-10 Gb/s

Author keywords

[No Author keywords available]

Indexed keywords

BIT ERROR RATE; COMPUTER SIMULATION; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; MONTE CARLO METHODS; NATURAL FREQUENCIES; OPTIMIZATION; SQUIDS; SWITCHING; TIMING CIRCUITS;

EID: 0030264338     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.117698     Document Type: Article
Times cited : (8)

References (12)
  • 1
    • 0024719475 scopus 로고
    • For a review of superconducting logic, see, S. Hasuo and T. Imamura, Proc. IEEE 77, 1177 (1989).
    • (1989) Proc. IEEE , vol.77 , pp. 1177
    • Hasuo, S.1    Imamura, T.2
  • 6
    • 0024143050 scopus 로고
    • 1988 International Solid-State Circuits Conference
    • edited by L. Winner IEEE, New York
    • S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, 1988 International Solid-State Circuits Conference, Digest of Technical Papers, 1st ed., edited by L. Winner (IEEE, New York, 1988), pp. 150-151.
    • (1988) Digest of Technical Papers, 1st Ed. , pp. 150-151
    • Kotani, S.1    Fujimaki, N.2    Imamura, T.3    Hasuo, S.4
  • 12
    • 5544274729 scopus 로고    scopus 로고
    • 5323 347th Place SE, Fall City, WA 98024
    • D. Petersen, American Cryoprobe, 5323 347th Place SE, Fall City, WA 98024.
    • American Cryoprobe
    • Petersen, D.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.