Mask-programmable multiple-valued logic gate using resonant tunnelling diodes

IEE Proceedings: Circuits, Devices and Systems

Volumn 143, Issue 5, 1996, Pages 289-294

  Chan, H L E ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Implementation; Logic gate; Resonant tunnelling diodes

Indexed keywords

ALGORITHMS; GATES (TRANSISTOR); HETEROJUNCTION BIPOLAR TRANSISTORS; LOGIC GATES; QUANTUM ELECTRONICS; TUNNEL DIODES;

MULTIPLE VALUED LOGIC SIGNAL LINES; RESONANT TUNNELLING DIODES;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 0030259489     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19960571     Document Type: Article

References (16)

1. KAMEYAMA, M.: 'Toward the age of beyond-binary electronics and systems'. IEEE 20th international symposium on Afl'L, IEEE, 1990, pp. 162-166
2. SMITH, K.C., and GULAK, P.G.: 'Prospects for multiple-valued intecrated circuits', IEICE Trims. Electron., 1993, E76-C, pp. 372-382
3. HANYU, T., YABE, Y., and KAMEYAMA, M.: 'Multiple-valued programmable losic array based on a resonant-tunnellinc diode model', IEICE Trans. Electron., 1993, E76-C, (7), pp. 1126-1132
4. DENG, X., HANYU, T., and KAMEYAMA, M.: 'Design and evaluation of a current-mode multiple-valued pla based on a resonant tunnelline transistor model', IEE Proc. Circuits Devices Syst., 1994, 141, pp. 445-450
5. ABD-EL-BARR, M.H.: 'Programmable synthesis of multi-valued multi-threshold functions for implementation using charge-coupled devices', Int. J. Electron., 1992, pp. 345-370
6. TSU, R., and ESAKI, L.: 'Tunnelling in a finite superlattice', Appl. Phys. Lett., 1973, 22, p. 562
7. CHEN, W.L., MUNNS, G., EAST, J.R., and HADDAD, G.I.: 'InGaAs/AlAs/InGaAsP resonant tunnelling hot electron transistors crown by chemical beam epitaxy', IEEE Trans. Electron Devices, 1994, 41, (2), pp. 155-161
8. CHAN, E., MOHAN, S., MAZUMDER, P., and HADDAD, G.I.: 'Multivalued multiplexer design using resonant tunnelling devices and heterojunction bipolar transistors', IEEE J. SolidState Circuits, 1996,31, pp. 1151-1156
9. WEI, S.J., and LIN, H.C.: 'Multiple peak resonant tunnelling diode for multi-valued memory', IEEE Trans. Electron Devices, 1992, 39, pp. 190-195
10. MICHEEL, L.J., and PAULUS, M.J.: 'Differential multiple-valued losic usine resonant tunnellin diodes'. IEEE 20th international symposium on Ml'L, IEEE,~1990, pp. 189-195
11. MOHAN, S., SUN, J.P., MAZUMDER, P., and HADDAD, G.I.: 'Device and circuit simulation of quantum electronic devices', IEEE Trims. Coinputer-Aiileil Des. Integr. Circuits Syst., 1995, 14, pp. 653-662
12. MAZUMDER, P., SUN, J.P., MOHAN, S., and HADDAD, G.I.: 'DC and transient simulation of resonant tunnelling devices in NDR-SPICE'. 1st international symposium on Compound semiconductors, 1994
13. WOLF, S.: 'Silicon processing for the VLSI era, vol. 2: process intecration, vol.2' (Lattice Press, California, 1990), pp. 731-736
14. BARNA, A.: 'VHSIC technolocies and tradeoffs' (Wilcy & Sons, 1981)
15. VRANESIC, Z.G., LEE, E.S., and SMITH, K.C.: 'A many-valued alccbra for switching systems', IEEE Trims., 1970, C-19, pp. 964-971
16. McCLUSKEY, E.J.: 'Locic dcsi&n of multivalued lode circuits', IEEE Trans., 1979, C-28, pp. 546 - 559