An Efficient Timing-Driven Global Routing Method for Standard Cell Layout

IEICE Transactions on Information and Systems

Volumn E79-D, Issue 10, 1996, Pages 1410-1418

  Roide, Tetsushi ^a,b   Suzuki, Takeshi ^a   Wakabayashi, Shin'Ichi ^a   Toshiba, Noriyoshi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

^b HIROSHIMA CITY UNIVERSITY   (Japan)

Author keywords

0 1 integer linear programming; global routing; slack distribution; standard cell layout; timing constraints

Indexed keywords

COMPUTER WORKSTATIONS; CONSTRAINT THEORY; INTEGER PROGRAMMING; LINEAR PROGRAMMING; TIMING CIRCUITS;

CHANNEL DENSITY; GLOBAL ROUTING METHOD; STANDARD CELL LAYOUT; TIMING CONSTRAINTS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0030259433     PISSN: 09168532     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (26)

1. C.J. Alpert, T.C. Hu, J.H. Huang, and A.B. Kahng, "A direct combination of the Prim and Dijkstra constructions for improved performance-driven global routing," Proc. of International Symposium on Circuits and Systems, pp.1869-1872, 1993.
2. E. Balas and T. Hull, "lp-solve," Technical report, A public domain linear and integer programming program. URL: ftp://ftp.es.ele.nI:/pub/lp-solve/lp-solve2.0.tar.Z, 1995.
3. K.D. Boese, A.B. Kahng, and G.Robins, "High-performance routing trees with identified critical sinks," Proc. 30th Design Automation Conference, pp.182-187, 1993.
4. R.C. Garden and C.-K. Cheng, "A global router using an efficient approximate multicommodity multiterminal flow algorithm," Proc. 28th Design Automation Conference, pp.316-321, 1991.
5. J. Cong, A.B. Kahng, G. Robins, M. Sarrafzadeh, and C.K. Wong, "Provably good performance-driven global routing," IEEE Trans. Comput.-Aided Des. Integrated Circuits &"Syst., vol.16, no.6, pp.739-752, 1992.
6. J. Cong and B. Preas, "A new algorithm for standard cell global routing," Proc. International Conference on Computer-Aided Design, pp.176-179, 1988.
7. M. Edahiro and T. Yoshimura, "New placement and global routing algorithm for standard cell layouts," Proc. 27th Design Automation Conference, pp.642-645, 1990.
8. W.C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., vol.19, pp.55-63, 1948.
9. M.R. Garey and D.S. Johnson, "Computers and Intractability, A Guide to the Theory of NP-completeness," W.H. Freeman & Co., San Francisco, CA, 1979.
10. P.S. Hauge, R.Nair, and E.J. Yoffa, "Circuit placement for predictable performance," Proc. International Conference on Computer-Aided Design, pp.88-91, 1987.
11. J. Heisterman and T. Lengauer, "The efficient solution of integer programs for hierarchical global routing," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.10, no.6, pp.748-753, 1991.
12. X. Hong, T. Xue, E.S. Kuh, C.-K. Cheng, and J. Huang, "Performance-driven Steiner tree algorithms for global routing," Proc. 30th Design Automation Conference, pp.l77-181, 1993.
13. J. Huang, C.-K. C. Xian-Long Hong, and E.S. Kuh, "An efficient timing-driven global routing algorithm," Proc. 30th Design Automation Conference, pp.596-600, 1993.
14. T. Koide, M. Ono, S. Wakabayashi, Y. Nishimaru, and N. Yoshida, '.'A new performance driven placement method with the Elmore delay model for row based VLSIs," Proc. Asia and South Pacific Design Automation Conference, pp.405-412, 1995.
15. L. Kou, G. Markowsky, and L. Berman, "A fast algorithm for Steiner trees," Acta Info., 15, pp.141-145, 1981
16. E.S. Kuh and M. Shih, "Recent advances in timing-driven physical design," Proc. Asia-Pacific Conference on Circuits and Systems, pp.23-28, 1992.
17. H. Kusumoto, "A performance driven layout system using path delays for row based VLSIs," Master Thesis, Graduate School of Engr., Hiroshima, Univ., 1994.
18. A. Lim and S.-W. Cheng, "Performance oriented rectilinear Steiner trees," Proc. 30th Design Automation Conference, pp.171-176, 1993.
19. H.R. Lin, H.W. Perng, and Y.C. Hsu, "Channel density reduction by routing over the cells," Proc. 28th Design Automation Conference, pp. 120-125, 1992.
20. G. Meixner and U. Lauther, "A new global router based on a flow model and linear assignment," Proc. International Conference on Computer-Aided Design, pp.44-47, 1990.
21. S. Prasitjutrakul and W.J. Kubitz, "A performance-driven global router for custom VLSI chip design," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.11, no.8, pp.1044-1051, 1992.
22. J. Reed, A. Sangiovanni-Vincentelli, and M. Santomauro, "A new symbolic channel router: YACR2," IEEE Trans. Comput.-Aided Des. Inteerated Circuits & Syst., vol.4, no.3, pp.208-219, 1985.
23. A. Srinivasan, K. Chaudhary, and E.S. Kuh, "RITUAL: A performance driven placement algorithm for small cell ICs," Proc. International Conference on Computer-Aided Design, pp.48-51, 1991.
24. W. Swartz and C. Sechen, "A new generalized rowbased global router," Proc. International Conference on Computer-Aided Design, pp.491-498, 1993.
25. M.S. Tanaka, Y. Miyazawa, H. Aizawa, and M. Minowa, "Minimum delay placement with influence of nets and hierarchical clustering," Proc. IEEE Custom Integrated Circuits Conference, pp.663-666, 1994.
26. A. Vannelli,"An adaptation of the interior point method for solving the global routing problem," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.10, no.2, pp. 193-203, 1991.