Architectural considerations for a self-timed decoupled processor

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 5, 1996, Pages 251-257

  Richardson, W F ^a   Brunvand, E ^a  

^a UNIVERSITY OF UTAH   (United States)

Author keywords

Fred architecture; Self timed decoupled processor; Synchronous designs

Indexed keywords

COMPUTER CIRCUITS; DIGITAL COMPUTERS; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS;

FRED ARCHITECTURE; MICROARCHITECTURE; SELF TIMED DECOUPLED PROCESSORS; SYNCHRONOUS DESIGNS;

COMPUTER ARCHITECTURE;

EID: 0030235176     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960659     Document Type: Article

References (15)

1. RICHARDSON, W.F., and BRUNVAND, E.: 'Fred: an architecture for a self-timed decoupled computer'. Technical report UUCS-95-008, University of Utah, 1995
2. RICHARDSON, W.F., and BRUNVAND, E.: 'Precise exception handling for a self-timed processor'. 1995 international conference on Computer design: VLSI in computers and processors, Los Alamitos, CA, 1995, IEEE Computer Society Press, pp. 32-37
3. RICHARDSON, W.F., and BRUNVAND, E.: 'Fred: an architecture for a self-timed decoupled computer'. Proceedings of the second international symposium on Advanced research in asynchronous circuits and systems, Aizu-Wakamatsu, Japan, 1996
4. RICHARDSON, W.F.: 'Architectural considerations in a self-timed processor design'. PhD dissertation, University of Utah, 1996
5. TORNG, H.C., and DAY, M.: 'Interrupt handling for out-of-order execution processors', IEEE Trans., 1993, C-42, (1), pp. 122-127
6. GOODMAN, J.R., HSIEH, J., LIOU, K., PLESZKUN, A.R., SCHECHTER, P.B., and YOUNG, H.C.: 'PIPE: A VLSI decoupled architecture'. 12th annual international symposium on Computer architecture, Boston, MA, 1985, IEEE Computer Society, pp. 20-27
7. WULF, W.A.: 'The WM computer architecture', Comput. Archit. News, 1988, 16, (1), pp.
8. PLESZKUN, A.R., GOODMAN, J.R., HSU, W.-C., JOERSZ, R.T., BIER, G., WOEST, P., and SCHECHTER, P.B.: 'WISQ: A restartable architecture using queues'. 1987 symposium on Computer architecture, ACM, Pittsburgh, PA, 1987, pp. 290-299
9. FARRENS, M., NG, P., and NICO, P.: 'A comparison of superscalar and decoupled access/execute architectures'. Proceedings of the 26th annual ACM/IEEE international symposium on Microarchitecture, Austin, Texas, 1993, IEEE, ACM
10. FARRENS, M.K., and PLESZKUN, A.R.: 'Implementation of the PIPE processor', Computer, 1991, 24, pp. 65-70
11. FARRENS, M., and PLESZKUN, A.R.: 'Improving performance of small on-chip instruction caches'. 14th annual international symposium on Computer architecture, Pittsburgh, PA, 1987, ACM, pp. 234-241
12. HUNT, D.: 'Advanced performance features of the 64-bit PA-8000'. Proceedings of COMPCON'95, San Francisco, CA, 1995, pp. 123-128
13. THEKKATH, C.A., and LEVY, H.M.: 'Hardware and software support for efficient exception handling'. Sixth international conference on Architectural support for programming languages and operating systems, San Jose, CA, 1994, ACM Press, pp. 110-119
14. DAVIS, A.L.: 'Asynchronous advantages often cited and NOT often cited'. Paper presented at Async94 conference, Salt Lake City, Utah, 1994
15. DWYER, H., and TORNG, H.C.: 'An out-of-order superscalar processor with speculative execution and fast, precise interrupts'. Proceedings of the 25th annual international symposium on Microarchitecture, Portland, OR, 1992, pp. 272-281