Verification of speed-independent data-path circuits

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 5, 1996, Pages 295-300

  Weih, D T ^a   Greenstreet, M R ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Speed independent data path circuits; Verification techniques

Indexed keywords

MATHEMATICAL TECHNIQUES; MICROPROCESSOR CHIPS; MULTIPLYING CIRCUITS;

SPEED INDEPENDENT DATA PATH CIRCUITS; SYNCHRONOUS CIRCUITS;

COMPUTER CIRCUITS;

EID: 0030232589     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960703     Document Type: Article

References (15)

1. SEGER, C.-J.: 'Voss - A formal hardware verification system: User's guide'. Technical report UBC-CS-93-45, Department of Computer Science, University of British Columbia, Vancouver, BC, 1993
2. BEATTY, D.L.: 'A methodology for formal hardware verification, with application to microprocessors'. PhD thesis, Carnegie Mellon University, 1993
3. DARWISH, M.: 'Formal verification of a 32-bit pipelined RISC processor'. Master's thesis, University of British Columbia, 1994
4. AAGAARD, M.D., and SEGER, C.-J.: 'The formal verification of a pipelined double-precision IEEE floating-point multiplier'. Proc. 1995 ICCAD, 1995
5. BURCH, J.R., CLARKE, E.M., LONG, D.E., MCMILLAN, K.L., and DILL, D.L.: 'Symbolic model checking for sequential circuit verification', IEEE Trans., 1994, CAD-13, (4), pp. 401-424
6. SPARSØ, J., and STAUNSTRUP, J.: 'Delay-insensitive multi-ring structures', INTEGRATION, 1993, 15, (3), pp. 313-340
7. MARTIN, A.J., BURNS, S.M., LEE, T.K., BORKOVIC, D., and HAZEWINDUS, P.J.: 'The design of an asynchronous microprocessor'. Proceedings of the Conference on Advanced research in VLSI, Caltech, 1989
8. WILLIAMS, T.F.: 'Self-timed rings and their application to division'. PhD thesis, Stanford University, 1991
9. SPROULL, R.F., SUTHERLAND, I.E., and MOLNAR, C.E.: 'The counterflow pipeline processor architecture', IEEE Des. Test Comput., 1994, 11, (3), pp. 48-59
10. MULLER, D.E., and BARTKY, W.S.: 'A theory of asynchronous circuits'. Proceedings of the international symposium on Theory switching, 1959, pp. 204-243
11. WEIH, D.T.: 'Formal verification of asynchronous data-path circuits'. Master's thesis, Department of Computer Science, University of British Columbia, 1996
12. ABADI, M., and LAMPORT, L.: 'Composing specifications'. Proceedings of the REX Workshop, Stepwise refinement of distributed systems, (Springer-Verlag, 1989)
13. SEGER, C.-J., and BRYANT, R.E.: 'Formal verification by symbolic evaluation of partially-ordered trajectories', Form. Methods Syst. Des., 1995, 6, (2)
14. BRYANT, R.E.: 'Symbolic boolean manipulation with ordered binary decision diagrams', ACM Comput. Surveys, 1992, 24, (3), pp. 293-318
15. LEE, T.W.S., GREENSTREET, M.R., and SEGER, C.-J.: 'Automatic verification of asynchronous circuits', IEEE Des. Test Comput., 1994, 12, (1), pp. 24-31