Josephson serial-to-parallel decoder

IEEE Transactions on Applied Superconductivity

Volumn 6, Issue 3, 1996, Pages 113-124

  Feld, David A ^b   Van Duzer, Theodore ^a,c   Yuh, Perngfei ^a,d   Kaplan, S B ^a,e  

^a IEEE

^b MIT LINCOLN LABORATORY   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d Neoparadigm Labs Inc   (United States)

^e HYPRES INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); FREQUENCIES; JOSEPHSON JUNCTION DEVICES; POWER AMPLIFIERS; SEMICONDUCTOR SWITCHES; SIGNAL PROCESSING; TRANSMISSION LINE THEORY;

JOSEPHSON SERIAL TO PARALLEL DECODER; SUPERCONDUCTING TRANSMISSION LINE;

DECODING;

EID: 0030232224     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.544778     Document Type: Article

References (12)

1. M. Suzuki, N. Yamanaka, M. Hirata, and S. Kikuchi, "A circuit design for 2-Gb/s Si bipolar crosspoint switch LSI's," IEEE J. Solid-State Circuits, vol. 25, pp. 155-159, Feb. 1990.
2. H. Shin, J. Warnock, M. Immediato, K. Chin, C. T. Chuang, M. Cribb, D. Heidel, Y. C. Sun, N. Mazzeo, and S. Brodsky, "A 5 Gb/s 16 x 16 Si-bipolar crosspoint switch," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 19-21, 1992, pp. 228-229.
3. T. Van Duzer and C. W. Turner, Principles of Superconductive Devices and Circuits. New York: Elsevier, 1990.
4. R. L. Kautz, "Picosecond pulses on superconducting striplines," J. Appl. Phys., vol. 49, pp. 308-314, Jan. 1978.
5. F. Bedard, "128 x 128 superconducting crossbar switch," presented at the Int. Superconductive Electronics Conf. (ISEC), Tokyo, Japan, Sept. 1995.
6. D. A. Feld, D. F. Hebert, and T. Van Duzer, "A 5-32 b decoder for application in a crossbar switch," IEEE Trans. Appl. Superconduct., vol. 3, pp. 2671-1674, Mar. 1993.
7. D. A. Feld, "A Josephson bit-serial decoder for application in a crossbar switch," Ph.D. dissertation, EECS Dept., Univ. of California at Berkeley, Dec. 1993.
8. N. Fujimaki, S. Kotani T. Imamura, and S. Hasuo, "Josephson modified variable threshold logic gates," IEEE Trans. Electron Devices, vol. 36, pp. 433-446, Feb. 1989.
9. S. M. Faris, "Loop decoder for Josephson memory arrays," IEEE J. Solid-State Circ., vol. SC-14, pp. 699-707, Aug. 1979.
10. J. Fleischman, D. A. Feld, and T. Van Duzer, "Novel superconductive signal processing circuits," presented at the Extended Abstracts Int. Superconductive Elec. Conf. (ISEC), Glasgow, Scotland, June 1991.
11. Y. Wada, "Josephson memory technology," Proc. IEEE, vol. 77, pp. 194-1207, Aug. 1989.
12. D. A. Feld, D. F. Hebert, T. Van Duzer, P. F. Yuh, and S. R. White-ley, "A fully functional 5-bit-serial-in, 32-line-parallel-out decoder," presented at the Extended Abstracts Int. Superconductive Electronics Conf. (ISEC), Boulder, CO, Aug. 11-14, 1993.