Double sampling delta-Sigma modulators

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 43, Issue 7, 1996, Pages 524-529

  Yang, Hong Kui ^a,b   El Masry, Ezz I ^a  

^a DALHOUSIE UNIVERSITY   (Canada)

^b NORTEL NETWORKS   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; MODULATORS; SAMPLING; SWITCHING CIRCUITS;

BILINEAR DOUBLE SAMPLING INTEGRATOR; DELTA SIGMA MODULATOR; DOUBLE SAMPLING TECHNIQUES; PATH GAIN MISMATCH; SAMPLED DATA SYSTEM;

DELTA MODULATION;

EID: 0030197110     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.508429     Document Type: Article

References (11)

1. H.-K. Yang and E. I. El-Masry, A novel double sampling technique for delta-sigma modulators, presented in 37th Midwest Symp. Circuits Syst., Lafeyette. LA, USA, Aug. 3-5, 1994.
2. P. J. Hurst and W. J. Mclntyre, Double sampling in switched-capacitor delta-sigma A/D converters, in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 902-905.
3. T. C. Choi and R. W, Brudersen, Considerations for high-frequency switched-capacitor ladder filters, IEEE Trans. Circuits Syst., vol. CAS-27, pp. 545-552, June 1980.
4. D. B. Ribner, Double rate ovcrsampled interpolative modulators for analog-lo-digital conversion, 1991 U.S. Patent 5 030 954 (filed 1990).
5. J. C. Candy and G. C. Ternes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE Press, 1992.
6. P. J. Hurst and K. C. Dyer, An improved double sampling scheme for switched-capacitor delta-sigma modulators,'' in Proc. IEEE Int. Symp. Circuits Syst., 1992, pp. 1179-1182.
7. R. Khoini-Poorfard and D. A. Johns, 'Time-interleaved Oversampling converters, IEEE Electron. Lett., vol. 29, pp. 1673-1674, Sept. 1993.
8. __, Mismatch effects in the time-interleaved oversampling converters. in Proc. IEEE Int. Symp. Circuits Syst., 1994, pp. 5.429-5.432.
9. P. P. Vaidyanathan, Multirate digital filters, filter banks, polyphase networks, and applications: A tutorial, in Proc. IEEE. vol. 78, pp. 56-93, Jan. 1990.
10. P. Y. K. Cheung and E. S. K. See, A comparison of decimation filter architectures for sigma-delta A/D converters, in Proc. IEEE Int. Symp. Circuits Syst., 1991, pp. 1637-1640.
11. D. J. Allstot and W. C. Black Jr., Technological design considerations for monolithic MOS switched-capacitor filtering systems. in Proc. IEEE, Aug. 1983, vol. 71, pp. 967-986.