Image processing using one-dimensional processor arrays

Proceedings of the IEEE

Volumn 84, Issue 7, 1996, Pages 1005-1018

  Hammerstrom, Dan W ^a   Lulich, Daniel P ^a  

^a Adaptive Solutions Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; DATA COMMUNICATION SYSTEMS; DATA STRUCTURES; IMAGE PROCESSING; PATTERN RECOGNITION; PERFORMANCE; SYSTEMS ANALYSIS; TOPOLOGY; VLSI CIRCUITS;

IMAGE PIXELS; ONE DIMENSIONAL;

PARALLEL PROCESSING SYSTEMS;

EID: 0030192557     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.503300     Document Type: Article

References (22)

1. G. A. Baxes, Digital Image Processing-Principles and Applications. New York: Wiley, 1994.
2. Ibid, p. 21.
3. G. D. Hutcheson and J. D. Hutcheson, 'Technology and economics in the semiconductor industry," Scientif. Amer., pp. 54-62, Jan. 1996.
4. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. Palo Alto, CA: Morgan Kaufmann, 1991.
5. M. J. Quinn, Parallel Computing: Theory and Practice. New York: McGraw-Hill, 1994
6. "The second generation image understanding," Architecture and Beyond, pp. 276-285, CAMP1993.
7. P. Kuma, Parallel Architectures and Algorithms for Image Understanding. New York: Academic, 1991.
8. K. Preston, "Sci/industrial image processing: New system benchmark results," Advanced Imag., p. 46, Sept. 1992.
9. D. Helman and J. JáJá, "Efficient image processing algorithms on the scan line array processor," IEEE Trans. Patt. Anal, and Mach. Intell., vol. 17, pp. 47-56, Jan. 1995.
10. L. A. Schmitt et al., "The AIS-5000 parallel processor," IEEE Trans. Patt. Anal, and Mach. Intell., vol. 10, pp. 320-330, May 1988.
11. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design-A System Perspective. Reading, MA: Addison-Wesley, 1985.
12. J. F. McDonald et ai, "Yield of wafer-scale interconnections," VLSI Syst. Des., pp. 62-66, Dec. 1986.
13. V. Cantoni, C. Guerra, and S. Levialdi, 'Toward an evaluation of an image processing system," in Computing Structures for Image Processing, M. J. B. Duff, Ed. London: Academic, 1983, pp. 43-56.
14. P. P. Jonker, "Why linear arrays are better image processors," in Proc. I2th 1APR Conf. on Patt. Recogn., Jerusalem, Israel, vol. 3, ICPR 12; IEEE Computer Soc. Press, 1994, pp. 334-338.
15. M. Griffin etal., "An 11 million transistor digital neural network execution enaine," IEEE Int. Solid-State Circ. Conf., 1991, pp. 180-181.
16. D. Hammerstrom, W. Henry, and M. Kuhn, "The CNAPS architecture for neural network emulation," in Parallel Digital Implementations of Neural Networks, K. W. Przytula and V. K. Prasanna Kumar, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1993, pp. 107-138.
17. D. Hammerstrom, "A highly parallel digital architecture for neural networks," VLSI for Artificial Intelligence and Neural Networks, J. Delgado-Frias and W. Moore, Eds. New York: Plenum, 1991.
18. D. E. Rumelhart, G. E. Hinton, and R. J. Williams, "Learning internal representations by error propagation," in Parallel Distributed Processing-vol. 1: Foundations, D. E. Rumelhart and J. L. McClelland, Eds. Cambridge, MA: MIT Press, 1986, pp. 318-364.
19. M. Smith, Neural Networks for Statistical Modeling. New York: Van Nostrand Reinhold, 1993.
20. T. Sejnowski and C. Rosenberg, "NETtalk: A parallel network that learns to read aloud," Tech Rep. JHU/EECS-86/01, Johns Hopkins Univ. EE and CS Dept., 1986.
21. "DSP's caught breaking and entering," OEM Mag., pp. 52-58, Oct. 1995.
22. R. B. Lee, "Accelerating multimedia with enhanced microprocessors," IEEE Micro, pp. 22-32, Apr. 1995.