Integrated circuit implementation of fuzzy controllers

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 7, 1996, Pages 1051-1058

  Huertas, José L ^a   Sánchez Solano, Santiago ^a   Baturone, Iluminada ^a   Barriga, Ángel ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL LINGUISTICS; DIGITAL TO ANALOG CONVERSION; DIVIDING CIRCUITS (ARITHMETIC); ELECTRIC CURRENTS; FUZZY CONTROL; FUZZY SETS; MEMBERSHIP FUNCTIONS; NUMERICAL ANALYSIS; SEMICONDUCTING SILICON; STATISTICAL METHODS;

DESIGN EQUATIONS; MEMBERSHIP FUNCTION CIRCUITS; MIXED SIGNAL CURRENT MODE CMOS CIRCUITS; PROGRAMMABLE FUZZY CONTROLLERS; ZERO ORDER SUGENO METHOD;

CMOS INTEGRATED CIRCUITS;

EID: 0030192218     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.508221     Document Type: Article

References (20)

1. T. Yamakawa, "A fuzzy inference engine in nonlinear analog mode and its application to a fuzzy logic control," IEEE Trans. Neural Networks, vol. 4, no. 3, pp. 496-522, May 1993.
2. L. Lemaitre, M. J. Patyra, and D. Mlynek, "Analysis and design of CMOS fuzzy logic controller in current mode," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 317-322, Mar. 1994.
3. N. Manaresi, E. Franchi, R. Guerrieri, and G. Baccarani, "A modular analog architecture for fuzzy controllers," in Proc. European Solid-State Circuits Conf., 1994, pp. 288-291.
4. T. Yamakawa, "High-speed fuzzy controller hardware system: The mega FIPS machine," Information Sciences. Amsterdam, The Netherlands: Elsevier, vol. 45, pp. 113-128, 1988.
5. J. W. Fattaruso, S. S. Mahant-Shetti, and J. B. Barton, "A fuzzy logic inference processor," IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 397-402, Apr. 1994.
6. I. Baturone, S. Sanchez-Solano, A. Barriga, and J. L. Huertas, "A switched capacitor based singleton fuzzy controller," in Proc. 3rd IEEE Int. Conf. on Fuzzy Systems, Orlando, 1994, pp. 1303-1307.
7. Z. Wang, "Novel pseudo RMS current converter for sinusoidal signals using a CMOS precision current rectifier," IEEE Trans. Instrum. Meas., vol. 39, no. 4, pp. 670-671, 1990.
8. J. L. Huertas, S. Sanchez-Solano, A. Barriga, and I. Baturone, "A hardware implementation of fuzzy controllers using analog/digital techniques," Int. J. Comput. Electrical Eng., vol. 20, no. 5, pp. 409-419, Sept. 1994.
9. R. Dominguez-Castro, A. Rodriguez-Vazquez, F. Medeiro, and J. L. Huertas, "High resolution CMOS current comparators," in Proc. European Solid-State Circuits Conf., 1992, pp. 242-245.
10. D. G. Nairn, "Analytic step response of MOS current mirrors," IEEE Trans. Circuits Syst., vol. 40, no. 2, pp. 133-135, Feb. 1993.
11. K. Bult and H. Wallinga, "A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation," IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 357-365, June 1987.
12. I. Baturone, J. L. Huertas, A. Barriga, and S. Sanchez-Solano, "Current-mode multiple-input max circuit," Electron. Lett., vol. 30, no. 9, pp. 678-680, Apr. 1994.
13. J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, "Winner-take-all network of O(n) complexity," in Advances in Neural Information Processing Systems 1, D. Tburetzky, Ed. San Mateo, CA: Morgan Kaufmann, pp. 703-711, 1989.
14. M. Sasaki, N. Ishikawa, F. Ueno, and T. Inoue, "Current mode analog fuzzy hardware with voltage input interface and normalization locked loop," IEICE Trans. Fundamentals, vol. E75-A, no. 6, pp. 650-654, June 1992.
15. Z. Wang, "Analytical determination of output resistance and DC matching errors in MOS current mirrors," Proc. Inst. Elec. Eng., Oct. 1990, pt. G, vol. 137, no. 5, pp. 397-404.
16. I. Baturone, A. Barriga, and J. L. Huertas, "Multi-input voltage and current-mode min/max circuits," in Proc. 3rd. Int. Conf. on Fuzzy Logic, Neural Networks and Soft Computing, Iizuka, Aug. 1994, pp. 649-650.
17. C. Toumazou, F. J. Lidgey, and D. G. Haigh, Analogue IC Design: The Current-Mode Approach. Stevenage, U.K.: Peregrinus, chap. 5, 1990.
18. N. Kachab and M. Ismail, "Linearization techniques for nth-order sensor models in MOS VLSI technology," IEEE Trans. Circuits Syst., vol. 38, no. 12, pp. 1439-1450, Dec. 1991.
19. Z. Czarnul, "Novel MOS resistive circuit for synthesis of fully integrated continuous-time filters," IEEE Trans. Circuits Syst., vol. 33, no. 7, pp. 718-721, July 1986.
20. E. Seevinck and R. F. Wassenaar, "A versatile CMOS linear transconductor/square-law function circuit," IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 366-377, June 1987.