Resonant tunneling devices based word memory cell

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 43, Issue 7, 1996, Pages 583-588

  Shieh, Ming Huei ^a   Lin, Hung Chang ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CURRENT VOLTAGE CHARACTERISTICS; RESONANT CIRCUITS; TUNNEL DIODES;

MEMORY CELL; RESONANT TUNNELING DIODES;

SEMICONDUCTOR STORAGE;

EID: 0030190618     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.508178     Document Type: Article

References (15)

1. S. Sen, F. Capasso, A. Y. Cho, and D. Sivco, "ResonaiU tunnelin device with multiple negative differential resistance: Digital and signa processing applications with reduced circuit complexity," IEEE Trans Electron Devices, vol. ED-34, pp. 2185-2191, 1987.
2. R. C. Potter, A. A. Lakhani, and H. Hier, "Three and six logic states b the vertical integration of InAlAs/InGaAs resonant tunneling structures, J. Appl. Phys., vol. 64, no. 7, pp. 3735-3736, 1988.
3. S. Sen, F. Capasso, D. Sivco, and A. Y. Cho, "New resonant-tunnelin devices with multiple negative resistance regions and high room température peak-to-valley ratio," IEEE Electron Device Lett., vol. 9 pp. 402-404, Aug. 1988.
4. R. C. Potter, A. A. Lakhani, D. Beyea, H. Hier, E. Hempfling. an A. Fathimulla, "Three-dimensional integration of resonant tunnelin structures for signal processing and three state logic," Appl. Ph\s. Let!. vol. 52, pp. 2163-2164, 1988.
5. S. J. Wei, H. C. Lin, R. C. Potter, and D. Shupe. "A self-latching A/T convener using resonant tunneling diodes," IEEEJ. Solid-Stale Circuits vol. 28, pp. 697-700. June 1993.
6. S.L. Wei and H. C. Lin, "Multivalued SRAM cell using resonan tunneling diodes," IEEE J. Solid-State Circuits, vol. 27, pp. 212-216 Feh/ 1992.
7. M. H. Shieh and H. C. Lin, "A multiple-dimensional multiple-stat SRAM cell using resonant tunneling diodes," IEEE J. Solid-State Circuits, vol. 29, pp. 623-630. May 1994.
8. __, "Series resonant tunneling diodes as a two-dimensional memor cell," in 1993 IEEE Proc. Int. Svmp. Multiple-Valued Logic, May 1993 pp. 158-163.
9. [91 R. C. Potter and A. A. Lakhani, "A vertically integrated resonan tunneling device with multiple negative differential resistances." in 46t Annual Device Res. Conf., Boulder CO, June 20-22. 1988.
10. L. 0. Chua. C. A. Desuer, and E. S. Kuh, Linear und Nonlinear Circuit New York: McGraw-Hill, 1987.
11. [Ill C. V. Hoof, J. Genoe, M. V. Hove, M. V. Rossum, R. Mertens, an G. Borghs, "Four logic states using two resonant tunnelling diodes, Electron. Lett., vol. 25, no. 4, pp. 259-260, 1989.
12. A. Raychaudhuri. Z. X. Yan, and M. J. Deen, "Hysteresis in resonan tunneling diode based multiple-peak driver device for multivalue SRAM cells: Analysis, simulation, and experimental results," Canad J. of Physics, vol. 70, pp. 993-1000, 1992.
13. T. H. Kuo and H. C. Lm, "Analysts of the hysteresis in the I- characteristics of vertically integrated, multipeaked resonant-tunnelin diodes," / Appl. Phys., vol. 68, no. 5, pp. 2496-2497, 1990.
14. J. Söderström and T. G. Andersson, "A multiple-state memory cell base on the resonant tunneling diode," IEEE Electron Device Lett., vol. 9 pp. 200-202. 1988.
15. T. H. Kuo, H. C. Lin, U. Anandakrishnan, R. C. Potter, and D. Shupe "Large-signal resonant tunneling diode model for SP1CK3 simulation, in 1EDM Tech. Dig.. 1989, pp. 567-570