46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology

IEICE Transactions on Electronics

Volumn E79-C, Issue 7, 1996, Pages 892-897

  Felder, Alfred ^a,b   Möller, Michael ^a,c   Popp, Josef ^a,d   Böck, Josef ^a,b   Rein, Hans Martin ^a,c  

^a IEEE

^b SIEMENS AG   (Germany)

^c RUHR UNIVERSITY BOCHUM   (Germany)

^d Fachhochschule Rosenhein   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

FIBER OPTICS; FREQUENCY DIVIDING CIRCUITS; MILLIMETER WAVES; MULTIPLEXING; MULTIPLEXING EQUIPMENT; OPTICAL COMMUNICATION; SEMICONDUCTING SILICON; TECHNOLOGY;

DEMULTIPLEXERS;

BIPOLAR INTEGRATED CIRCUITS;

EID: 0030189270     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (20)

1. K. Hagimoto, Y. Miyamoto, T. Kataoka, H. Ichino, and O. Nakajima, "Twenty-Gbit/s signal transmission using simple high-sensitivity optical receiver," in OFC '92, Tech. Dig., Feb. 1992, p. 48.
2. Y. Kuriyama, T. Sugiyama, S. Hongo, J. Akagi, K. Tsuda, N. Iizuka, and M. Obara, "A 40 GHz D-type flip-flop using AlGaAs/GaAs HBT's," in IEEE GaAs Symp., Philadelphia, Dig. Tech. Papers, Oct. 1994, pp. 189-192.
3. max AlGaAs/GaAs HBT's," Electron. Lett., vol. 30, pp. 401-402, Mar. 1994.
4. M. Hafizi, J. F. Jensen, R. A. Metzger, W. E. Stanchina, D. B. Rensch, and Y. K. Allen, "39.5 GHz static frequency divider implemented in AlInAs/GaInAs HBT technology," IEEE Electron Device Lett., vol. 13, pp. 612-614, Dec. 1992.
5. F. Sato, T. Hashimoto, T. Tatsumi, and T. Tashiro, "Sub-20 ps ECL circuits with high performance super self-aligned selectively grown SiGe base (SSSB) bipolar transistor," IEEE Trans. Electron Devices, vol. 42, pp. 483-488, Mar. 1995.
6. A. Felder, R. Stengl, J. Hauenschild, H.-M. Rein, and T. F. Meister "25 Gb/s decision circuit, 34 Gb/s multiplexer, and 40 Gb/s demultiplexer IC in selective epitaxial Si bipolar technology," Electron. Lett., vol. 29, pp. 525-527, Mar. 1993.
7. M. Soda, H. Tezuka, F. Sato, T. Hashimoto, S. Nakamura, T. Tatsumi, T. Suzaki, and T. Tashiro, "Si-analog IC's for 20 Gb/s optical receiver," IEEE J. Solid-State Circuits, vol. 29, pp. 1577-1582, Dec. 1994.
8. H.-M. Rein, J. Hauenschild, M. Möller, W. McFarland, D. Pettengill, and J. Doernberg, "30 Gb/s multiplexer and demultiplexer IC's in silicon bipolar technology," Electron. Lett., vol. 28, pp. 97-99, Jan. 1992.
9. J. Bock, J. Popp, A. Felder, T. F. Meister, M. Rest, R. Schreiter, K. Aufinger, R. Köpl, S. Boguth, and L. Treitinger, "A 0.6 μm Si bipolar technology with 17 ps CML gate delay and 30 GHz static frequency divider," in Proc. ESSDERC '95, The Hague, The Netherlands, Sept. 1995, pp. 417-420.
10. J. Bock, M. Franosch, H. Schäfer, H. v. Philipsborn, and J. Popp, "Insitu doped emitter-polysilicon for 0.5 μm silicon bipolar technology," in Proc. ESSDERC '95, The Hague, The Netherlands, Sept. 1995, pp. 421-424.
11. H.-M. Rein, "Design aspects of 10 to 40 Gb/s digital and analog Si-bipolar IC's," in Proc. Symp. VLSI Symp., Kyoto, June 1995, pp. 49-54.
12. J. Hauenschild and H.-M. Rein, "Influence of transmission-line interconnections between Gbit/s IC's on time jitter and instabilities," IEEE J. Solid-State Circuits, vol. 25, pp. 763-766, June 1990.
13. J. Hauenschild, A. Felder, M. Kerber, H.-M. Rein, and L. Schmidt, "A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technology," in Proc. IEEE 1992 BCTM, Minneapolis, Sept. 1992, pp. 151-154.
14. A. Felder, R. Stengl, J. Hauenschild, H.-M. Rein, and T. F. Meister, "Static frequency dividers for high operating speed (25 GHz, 170 mW) and low power consumption (16 GHz, 8 mW) in selective epitaxial Si bipolar technology," Electron. Lett., vol. 29, pp. 1072-1073, June 1993.
15. J. Hauenschild, H.-M. Rein, W. McFarland, and D. Pettengill, "Demonstration of the retiming capability of a silicon bipolar time-division multiplexer operating up to 24 Gb/s," Electron. Lett., vol. 27, pp. 978-979, May 1991.
16. M. Möller, H.-M. Rein, A. Felder, J. Popp, and J. Bock, "50 Gb/s time-division multiplexer in Si-bipolar technology," Electron. Lett., vol. 31, pp. 1431-1433, Aug. 1995.
17. max and 11 ps gate delay," in IEEE IEDM Dig. Tech. Papers, Washington, DC, Dec. 1995, pp. 739-742.
18. H.-M. Rein and M. Möller, "Design considerations of 10 to 50 Gb/s digital and analog Si-bipolar IC's," to be published in IEEE J. Solid-State Circuits.
19. G. Gronau and A. Felder, "Coplanar-waveguide test fixture for characterization of high-speed digital circuits up to 40 Gbit/s," Electron. Lett., vol. 29, pp. 1939-1940, Oct. 1993.
20. H.-M. Rein, R. Schmid, P. Weger, T. Smith, T. Herzog, and R. Lachner, "A versatile Si-bipolar driver circuit with high output voltage swing for external and direct modulation of laser diodes in 10 Gb/s optical fiber links," IEEE J. Solid-State Circuits, vol. 29, pp. 1014-1021, Sept. 1994.