Efficient parasitic substrate modeling for monolithic mixed-A/D circuit design and verification

Analog Integrated Circuits and Signal Processing

Volumn 10, Issue 1-2, 1996, Pages 7-21

  Kerns, Kevin J ^a   Wemple, Ivan L ^a   Yang, Andrew T ^a,b,c  

^a University of Washington   (United States)

^b IEEE

^c Department of Electrical Engineering ^*

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CROSSTALK; ELECTRIC IMPEDANCE; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; EQUIVALENT CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; MATHEMATICAL TRANSFORMATIONS; MATRIX ALGEBRA; SUBSTRATES;

CONGRUENCE TRANSFORMATIONS; MIXED SIGNAL CIRCUIT; NETWORK ADMITTANCE MATRICES; SEMICONDUCTOR SUBSTRATE; VERIFICATION MODELS;

MONOLITHIC INTEGRATED CIRCUITS;

EID: 0030165022     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF00713976     Document Type: Article

References (22)

1. J. A. Olmstead and S. Vulih, "Noise problems in mixed analogdigital integrated circuits," in Proceedings of the IEEE Custom Integrated Circuits Conference, 1987, pp. 659-662.
2. T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, "A 2.5V CMOS delay-locked loop for an 18 Mbit, 500 Megabyte/s DRAM." IEEE Journal of Solid-State Circuits 29(12), pp. 1491-1496, December 1994.
3. S. Kumashiro, R. A. Rohrer, and A. J. Strojwas, "A new efficient method for the transient simulation of three-dimensional interconnect structures," in Proceedings of the IEEE International Electron Devices Meeting, 1990, pp. 193-196.
4. F. J. R. Clement, E. Zysman, M. Kayal, M. Declercq, "LAYIN: toward a global solution for parasitic coupling modeling and visualization," in Proceedings of the IEEE Custom Integrated Circuits Conference, 1994, pp. 24.4.1-24.4.4.
5. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis." IEEE Transactions on Computer-Aided Design 9(4), pp. 352-366, April 1990.
6. N. K. Verghese, D. J. Allstot, and S. Masui, "Rapid simulation of substrate coupling effects in mixed-mode ICs," in Proceedings of the IEEE Custom Integrated Circuits Conference, 1993, pp. 18.3.1-18.3.4.
7. V. Raghavan, R. A. Rohrer, L. T. Pillage, J. Y. Lee, J. E. Bracken, and M. M. Alaybeyi, "AWE-inspired," in Proceedings of the IEEE Custom Integrated Circuits Conference, 1993, pp. 18.1.1-18.1.8.
8. I. L. Wemple and A. T. Yang, "Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels," in Proceedings of the 32nd ACM/IEEE Design Automation Conference, 1995, pp. 439-444.
9. T. A. Johnson, R. W. Knepper, V. Marcello, and W. Wang, "Chip substrate resistance modeling technique for integrated circuit design." IEEE Transactions on Computer-Aided Design CAD-3(2), pp. 126-134, April 1984.
10. A. Okabe, B. Boots, and K. Sugihara, Spatial Tessellations - Concepts and Applications of Voronoi Diagrams. John Wiley and Sons: Chichester, England, 1992.
11. S. Fortune, "A sweepline algorithm for Voronoi diagrams." Algorithmica, 2, pp. 153-174, 1987.
12. N. K. Verghese, S.-S. Lee, and D. J. Allstot, "A unified approach to simulating electrical and thermal substrate coupling interactions in ICs," in Proceedings of the IEEE International Conference on Computer-Aided Design, 1993, pp. 422-426.
13. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits." IEEE Journal of Solid-State Circuits 28(4), pp. 420-430, April 1993.
14. P. Feldman and R. W. Freund, "Efficient linear circuit analysis by Padé approximation via the Lanczos process," in Proceedings of the European Conference on Design Automation, 1994, pp. 170-175.
15. R. W. Freund, M. H. Gutknecht, and N. M. Nachtigal, "An implementation of the look-ahead Lanczos algorithm for non-Hermitian matrices." SIAM Journal on Scientific Computing 14(1), pp. 137-158, 1993.
16. P. Feldmann and R. W. Freund, "Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm," in Proceedings of the 32nd ACM/IEEE Design Automation Conference, 1995, pp. 474-479.
17. A. George and J. W.-H. Liu, Computer Solution of Large Sparse Positive Definite Systems. Prentice-Hall: Englewood Cliffs, NJ, 1981.
18. G. H. Golub and C. F. Van Loan, Matrix Computations. second ed. Johns Hopkins University Press: Baltimore, MD, 1993.
19. J. K. Cullum and R. A. Willoughby, Lanczos Algorithms for Large Symmetric Eigenvalue Computations, Vol. 1 - Theory. Birkhäuser: Boston, MA, 1985.
20. M. R. Wohlers, Lumped and Distributed Passive Networks: A Generalized and Advanced Viewpoint. Academic Press: New York, NY, 1969.
21. HSPICE. Version H95.1. Meta-Software Inc.: Campbell, CA, 1995.
22. K. S. Kundert and A. Sangiovanni-Vincentelli, User's Guide for Sparse: A Sparse Linear Equation Solver. Version 1.3a, Department of EECS, University of California: Berkeley, CA, 1988.