New complementary BiCMOS digital gates for low-voltage environments

Solid-State Electronics

Volumn 39, Issue 5, 1996, Pages 681-687

  Rofail, S S ^a   Seng, Yeo Kiat ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; COMPUTER SIMULATION; COMPUTER SOFTWARE; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ELECTRIC INVERTERS; FABRICATION; GATES (TRANSISTOR); MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE;

AND GATE; BICMOS DIGITAL GATES; LOW VOLTAGE ENVIRONMENT; POWER DISSIPATION; SOFTWARE PACKAGE HSPICE; VOLTAGE SWING;

CMOS INTEGRATED CIRCUITS;

EID: 0030151857     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/0038-1101(95)00390-8     Document Type: Article

References (13)

1. F. Ormerdo, D. W. Schuker, K. Deierling and N. Salamina, Symp. VLSI Circuits Digest Technical Paper, pp. 31 (1987).
2. L. T. Lin, D. Rosky and H. D. Truong, IEEE CICC, 190 (1987).
3. A. Watanabe, T. Nagano, S. Shukuri and T. Ikeda, IEDM, 429 (1989).
4. T. Yamaguchi and T. H. Yuzuriha, IEEE Trans. Electron Devices 36, 890 (1989).
5. G. P. Rosseel and R. W. Dutton, IEDM, 795 (1989).
6. S. S. Rofail, IEEE J. Solid-St. Circuits 29, 572 (1994).
7. K. S. Yeo and S. S. Rofail, IEE Proc.-Circuits, Devices Syst. 142, 8 (1995).
8. M. S. Elrabaa, M. S. Obrecht and M. I. Elmasry, IEEE J. Solid-St. Circuits 29, 86 (1994).
9. M. Hiraki, K. Yano, M. Minami, K. Satoh, N. Matsuzaki, A. Watanabe, T. Nishida, K. Sasaki and K. Seki, IEEE ISSCC, 48 (1992).
10. H. Higuchi, A. Anzai, N. Homma and A. Hayasaka, Symp. VLSI Technol., pp. 110 (1982).
11. K. Y. Toh, P. K. Ko and R. G. Meyer, IEEE J. Solid-St. Circuits 23, 950 (1988).
12. P. A. Raje, K. C. Saraswat and K. M. Cham, IEEE Trans. Electron Devices 39, 1456 (1992).
13. M. S. Elrabaa and M. I. Elmasry, IEEE J. Solid-St. Circuits 27, 792 (1992).