|
Volumn 20, Issue 2, 1996, Pages 89-95
|
An ASIC for fast grey-scale dilation
a a a |
Author keywords
ASIC; Mathematical morphology; VLSI
|
Indexed keywords
ALGORITHMS;
CMOS INTEGRATED CIRCUITS;
COMPUTER VISION;
IMAGE PROCESSING;
INTEGRATED CIRCUIT LAYOUT;
MATHEMATICAL MORPHOLOGY;
PERFORMANCE;
PIPELINE PROCESSING SYSTEMS;
VLSI CIRCUITS;
EUROPEAN SILICON STRUCTURE;
GREY SCALE DILATION;
GREY SCALE IMAGES;
PIXEL IMAGES;
STRUCTURING ELEMENTS;
THRESHOLD DECOMPOSITION;
APPLICATION SPECIFIC INTEGRATED CIRCUITS;
|
EID: 0030125468
PISSN: 01419331
EISSN: None
Source Type: Journal
DOI: 10.1016/0141-9331(95)01069-6 Document Type: Article |
Times cited : (7)
|
References (10)
|