A module generator for high-speed CMOS current output digital/analog converters

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 3, 1996, Pages 448-451

  Neff, Robert R ^a,b   Gray, Paul R ^c   Sangiovanni Vincentelli, Alberto ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CONSTRAINT THEORY; ELECTRIC CURRENTS; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; SPECIFICATIONS;

CIRCUIT SIMULATION; MODULE GENERATOR;

DIGITAL TO ANALOG CONVERSION;

EID: 0030108395     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.494207     Document Type: Article

References (17)

1. G. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen, "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 707-713, June 1990.
2. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, "Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1991, pp. 394-397.
3. E. Charbon, E. Malavasi, and A. Sangiovanni-Vincentelli, "A constraint driven placement methodology for analog integrated circuits," in Proc. IEEE Custom Integrated Circuits Conf., May 1992, pp. 1711-1714.
4. P. C. Maulik, L. R. Carly, and R. A. Rutenbar, "A MINLP approach to analog circuit synthesis," in Proc. Design Automation Conf., June 1992, pp. 698-703.
5. M. C. Degrauwe et al., "Toward an analog system design environment," IEEE J. Solid-State Circuits, vol. 24, no. 3, pp. 659-671, June 1989.
6. H. Yaghutiel, "Automatic synthesis and layout of switched-capacitor filters," Ph.D. dissertation, University of California at Berkeley, UCB/ERL M88/56, Aug. 1988.
7. H. Y. Koh, C. H. Sequin, and P. R. Gray, "OPASYN: A compiler for CMOS operational amplifiers," IEEE Trans. Computer-Aided Design, vol. 9, no. 2, 113-125, Feb. 1990.
8. G. Jusuf, P. R. Gray, and A. Sangiovanni-Vincentelli, "CADICS-cyclic analog-to-digital converter synthesis," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1990, pp. 286-289.
9. H. C. Chang, E. Liu, R. Neff et al., "Top-down, constraint-driven design methodology based generation of interpolative current source D/A converters," in Proc. IEEE Custom Integrated Circuits Conf., May 1994, pp. 15.5.1-15.5.4.
10. H. C. Chang, E. Felt, and A. Sangiovanni-Vincentelli, "Top-down, constraint-driven design methodology based generation of a second order ΔΣ-A/D converter," in Proc. IEEE Custom Integrated Circuits Conf., May 1995, pp. 25.5.1-25.5.4.
11. W. Nye et al., "DELIGHT.SPICE: An optimization-based system for the design of integrated circuits," IEEE Trans. Computer-Aided Design, vol. 7, no. 4, pp. 501-19, Apr. 1988.
12. M. A. Duran and I. E. Grossmann, "An outer-approx. algorithm for a class of MINLP's," Mathematical Programming, vol. 36, pp. 307-339, 1986.
13. D. G. Luenberger, Linear and Nonlinear Programming, 2nd ed. Reading, MA: Addison-Wesley, 1984.
14. R. R. Neff, "Automatic Synthesis of CMOS Digital/Analog Converters," Ph.D. dissertation, University of California at Berkeley, UCB/ERL M95/28, Apr. 1995.
15. L. Letham, B. K. Ahuja et al., "A high-performance CMOS 70-MHz palette/DAC," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1041-47, Dec. 1987.
16. M. J. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. SC-24, no. 5, pp. 1433-40, Oct. 1989.
17. R. R. Neff, P. R. Gray, and A. Sangiovanni-Vincentelli, "A module generator for high-speed CMOS current-output D/A converters," in Proc. IEEE Custom Integrated Circuits Conf., May 1994, pp. 23.7.1-23.7.4.