Simulating artificial neural networks on parallel architectures

Computer

Volumn 29, Issue 3, 1996, Pages 56-63

  Šerbedžija, Nikola B ^a,b,c,d,e  

^a FRAUNHOFER INSTITUTE FOR APPLIED INFORMATION TECHNOLOGY FIT   (Germany)

^b TECHNISCHE UNIVERSITÄT BERLIN   (Germany)

^c UNIVERSITY OF BELGRADE   (Serbia)

^d MIHAJLO PUPIN INSTITUTE   (Serbia)

^e FRAUNHOFER FIRST   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BACKPROPAGATION; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; PARALLEL PROCESSING SYSTEMS;

NEUROPROCESSING; PARALLELIZATION;

NEURAL NETWORKS;

EID: 0030107529     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/2.485893     Document Type: Review

References (12)

1. T. Nordstrom and B. Svensson, "Using and Designing Massively Parallel Computers for Artificial Neural Networks," J. Parallel and Distributed Computing, Vol. 14, No. 3, 1992, pp. 260-285.
2. C.R. Rosenberg and G. Blelloch, "An Implementation of Network Learning on the CM," Proc. Joint Conf. Artificial Intelligence, Milan, Italy, 1987, pp. 329-340.
3. X. Zhang et al., "The Backpropagation Algorithm on Grid and Hypercube Architectures," Parallel Computing, Vol. 14, No. 3, 1990, pp. 317-327.
4. A. Zell et al., "Recent Developments of the SNNS Neural Network Simulator," Proc. Applications of Neural Networks Conf., SPIE - Int'l Soc. for Optical Engineering, Bellingham, Wash., 1991, pp. 708-719.
5. D.A. Pomerleau et al., "Neural Network Simulations at Warp Speed: How We Got 17 Million Connections per Second," Proc. IEEE Int'l Conf. Neural Networks, IEEE, Piscataway, N.J., July 1988, pp. 143-150.
6. J-H. Chung, H. Yoon, and S.R. Maeng, "A Systolic Array Exploiting the Inherent Parallelism of Artificial Neural Networks," Microprocessing and Microprogramming, Vol. 33, No. 3, May 1992, pp. 145-159.
7. R. Straub, D. Schwarz, and E. Schöneburg, "Simulation of Backpropagation Networks on Transputers," Neurocomputing, Vol. 2, Nos. 5 & 6, July 1991, pp. 199-208.
8. U. Ramacher, "SYNAPSE - A Neurocomputer that Synthesizes Neural Algorithms on a Parallel Engine," J. Parallel and Distributed Computing, Vol. 14, No. 3, 1992, pp. 306-318.
9. D. Hammerstrom, W. Henry, and M. Kuhn, "A Neurocomputer for Neural-Network Applications," in Parallel Digital Implementations of Neural Networks, K.W. Przytula and V.K. Prasanna, eds., Prentice Hall, Old Tappan, N.J., 1993, pp. 107-138.
10. N. Morgan et al., "The Ring Array Processor (RAP): A Multiprocessor Peripheral for Connectionist Applications," J. Parallel and Distributed Computing, Vol. 14, No. 3, 1992, pp. 248-259.
11. N. Mauduit et al., "Lneuro 1.0: A Piece of Hardware LEGO for Building Neural Network Systems," IEEE Trans. Neural Networks, Vol. 3, No. 3, 1992, pp. 414-421.
12. E. Lange, Y. Nitta, and K. Kyuma, "Optical Neural Chips," IEEE Micro, Dec. 1994, pp. 29-41.