|
|
Volumn 32, Issue 5, 1996, Pages 446-448
|
|
24 Gbit/s demultiplexer IC using oxide planarised Si/SiGe heterojunction bipolar transistors
a
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
BIPOLAR INTEGRATED CIRCUITS;
CAPACITANCE;
ETCHING;
HETEROJUNCTION BIPOLAR TRANSISTORS;
SEMICONDUCTING SILICON;
SEMICONDUCTING SILICON COMPOUNDS;
SEMICONDUCTOR DEVICE MANUFACTURE;
BASE COLLECTOR MESA WIDTH;
DEMULTIPLEXER;
OXIDE PLANARISED DOUBLE MESA;
INTEGRATED CIRCUITS;
|
|
EID: 0030087095
PISSN: 00135194
EISSN: None
Source Type: Journal
DOI: 10.1049/el:19960308 Document Type: Article |
|
Times cited : (2)
|
|
References (5)
|
