Systolic digit-serial multiplier

IEE Proceedings: Circuits, Devices and Systems

Volumn 143, Issue 1, 1996, Pages 14-20

  Ashur, A S ^a   Ibrahim, M K ^b   Aggoun, A ^b  

^a UNIVERSITY OF NOTTINGHAM   (United Kingdom)

^b DE MONTFORT UNIVERSITY   (United Kingdom)

Author keywords

Digit serial multiplication; Systolic multipliers

Indexed keywords

COMPUTER ARCHITECTURE; DATA COMMUNICATION SYSTEMS; DIGITAL SIGNAL PROCESSING; PIPELINE PROCESSING SYSTEMS; SYSTOLIC ARRAYS;

DIGIT SERIAL MULTIPLICATION; SYSTOLIC MULTIPLIERS;

MULTIPLYING CIRCUITS;

EID: 0030086743     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19960171     Document Type: Article

References (25)

1. MCCANNY, J.V., and MCWHIRTER, J.G.: 'Some systolic array developments in the United Kinedom', Computer, 1987, 20, pp. 51-63
2. WOOD, D., EVANS, R.A., and WOOD, K.W.: 'An 8-bit serial convolver chip based on a bit level systolic array', Proceedings of the Custom integrated circuits conference, 1983, pp. 256-261
3. MCCANNY, J.V., and MCWHIRTER, J.G.: 'Optimised bit level systolic array for convolution', IEE Proc. F, 1984, 131, (6), pp. 632-637
4. AIT-BOUDAOUD, D., IBRAHIM, M.K., and HAYES-GILL, B.R.: 'Novel cell architecture for bit level systolic arrays multiplication', IEE Proc. E, 1991, 138, (1)
5. BOUGH, C.R., and WOOLEY, B.A.: 'A two's complement parallel array multiplication algorithm', IEEE Trans. Comjnit., 1983, 33, pp. 1045-1047
6. DENYER, P.B., and RENSHAW, D.: 'VLSI signal crocessor-a bit-serial approach' (Addison-Wesley, 1985)
7. HATAMIAN, M., and CASH, G.L.: 'Parallel bit-level pipeline VLSI desians for high-speed sicnal processing', Proc. IEEE, 1987, 75, (9), pp. 1192-1202
8. JACKSON, L.B., KAISER, J.F., and MCDONALD, H.S.: 'An approach to implementation of digital filters', IEEE Trans. Audio Eleclroacoust., 1968, 16, pp. 413-421
9. LYON, R.F.: 'A bit-serial VLSI architecture methodoloay for sisnal processing', VLSI-81, 1981, pp. 131-140
10. SMITH, S.G., and DENYER, P.C.: 'Serial data computation' (Kluwer Academic, Boston, MA, 1988)
11. SMITH, S.O., and MORGAN, R.W.: 'Generic ASIC architecture for high-performance integer arithmetic realisation', Proc. IEEE int. conf. Computer design, October 1989
12. HARTLEY, R., and CORBETT, P.: 'Digit-serial processing techniques', IEEE Trans. Circuits Syst., 1990, 37, (6), pp. 707-719
13. PARHI, K.K.: 'A systematic approach for design of digit-serial signal processing architectures', IEEE Trans. Circuits Syst., 1991, 38, pp. 358-375
14. ERCEGOVAC, M.D.: 'On-line arithmetic; an overview', Proc. S PIE, 1984, 495, pp. 86-93
15. IRWIN, M.J., and OWENS, R.M.: 'Digit pipeline arithmetic as illustrated by paste-up system: a tutorial', IEEE Computer J., 1987, pp. 61-73
16. AGGOUN, A., ASHUR, A., and IBRAHIM, M.K.: 'A novel cell architecture for hiah performance dicit-serial computation', Electron. Lett., 1993, 29, (11), pp. 938-940"
17. AGGOUN, A., ASHUR, A., and IBRAHIM, M.K.: 'Bit-level pipelined digit-serial multiplier', Int. J. Electron., 1993, 75, (6), pp. 1209-1219 "
18. BASHAGHA, A.E., and IBRAHIM, M.K.: 'A new diait-serial divider architecture', Int. J. Electron., 1993, 75, (1), pp. 133-140
19. IBRAHIM, M.K.: 'Radix-2n multiplier: a structured design methodology', IEE Proc. E, 1993, 140, (4), pp. 185-190
20. KUNG, S.Y.: 'VLSI array processors' (Prentice-Hall, Enalewood Cliffs, NJ, 1988)
21. CRAWLEY, D., and AMARATUNGA, G.: 'Pipelined carry look-ahead adder', Electron. Lett., 1986, 22, (12), pp. 661-662
22. UNWALA, I., and SWARTZLANDER, E.: 'Super pipelined adder desiens', Proceedings of int. symp. on Circuits ami systems, 1993, Vol.~3, pp. 1841-1844
23. BRENT, R., and KUNG, H.T.: 'Reaular layout for parallel adders', IEEE Trans. Compiit., 1982, 38, pp. 260-264
24. HWANG, K.: 'Computer arithmetic, principles, architectures, and design' (John Wiley, 1979)
25. KAMP, W.: 'Programmable 2D linear filter for video applications', IEEEJ. Solid-State Circuits, 1990, 25, (6), pp. 735-740