A study of performance issues of the ATLAS event selection system based on an ATM switching network

IEEE Transactions on Nuclear Science

Volumn 43, Issue 1 PART 1, 1996, Pages 90-98

  Calvet, D ^a   Djidi, K ^a   Le Du P ^a   Mandjavidze, I ^a   Costa, M ^b   Dufey, J P ^b   Letheren, M ^b   Paillard, C ^b   Martabe, A ^c  

^a CEA SACLAY   (France)

^b CERN   (Switzerland)

^c HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION KEK   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SYSTEMS; DATA ACQUISITION; INFORMATION RETRIEVAL SYSTEMS; PERFORMANCE; PIPELINE PROCESSING SYSTEMS; RADIATION DETECTORS; SWITCHING NETWORKS;

DETECTOR READ OUT SYSTEM; EVENT SELECTION SYSTEM; INTEGRATED PULL ARCHITECTURE;

ASYNCHRONOUS TRANSFER MODE;

EID: 0030080832     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/23.486011     Document Type: Article

References (21)

1. ATLAS collaboration, "Technical Proposal for a General-Purpose pp Experiment at the Large Hadron Collider at CERN", CERN/LHCC/94-43, December 1994.
2. CMS collaboration, "The Compact Muon Solenoid Technical Proposal", CERN/LHCC/94-39, December 1994.
3. M. Costa et al, "NEBULAS - A high performance data-driven event building architecture based on an asynchronous self-routing packet-switching network", CERN / LHCC/95-14.
4. L. G. Cuthbert, J-C. Sapanel, ATM - the Broadband Telecommunications Solution, IEE Telecommunications Series 29, ISBN 0 85296 815 9, London, 1993.
5. D. Calvet, "Some Ideas for ATLAS Level 2 Trigger Local Processors Allocation", RD31 Note 95-10, August 94.
6. J. Bystricky et al, "ATLAS Trigger Performance: Electron/Photon Triggers at Level 2", ATLAS Internal Note, DAQ-NO-28, January, 1994.
7. The International Telecommunications Union (ITU), Geneva, Switzerland; the Telecommunications Standardization Sector (ITU-T); recommendations I.150, I.211, I.311, I.321, I.327, I.361, I.362, I.363, I.413, I.432, I.610.
8. The ATM Forum, c/o Interop Inc., 480 San Antonio Road, Suite 100, Mountain View CA94040-1219.
9. Transwitch Corp., Shelton, Connecticut, USA, SARA chip set, Technical Manual, version 2.0, Oct. 1992.
10. Fujitsu Ltd., MB86686A Adaptation Layer Controller (ALC) data sheet, version 2.0, July 1994.
11. Integrated Device Technology Inc., IDT77201 NICStAR, 155 Mbit/s ATM SAR Controller for PCI-based Networking Applications, December 1994.
12. Fore Systems Inc., Pittsburgh, the ASX family of ATM switches.
13. Alcatel Data Networks, Alcatel 1100 HSS, private communication.
14. V. P. Kumar et al, "PHOENIX: A Building Block for Fault Tolerant Broadband Packet Switches", IEEE Global Telecommunications conference, December, 1991, pp. 228-233.
15. W. E. Denzel et al, "A Highly Modular Packet Switch for Gb/s Rates", XIV International Switching Symposium, Yokohama, Japan, October 1992, vol. 2, A8.3.
16. Henrion, M. et al, "Technology, Distributed Control and Performance of a Multipath Self-Routing Switch", in Proceedings of the XIV International Switching Symposium, Yokohama, Japan, October 1992, vol. 2, pp. 2-6.
17. MODSIM II - The Language for Object-Oriented Programming, CACI Products Company, La Jolla, California, January 1993.
18. Buhr, P.A. et al., "μC++: Concurrency in the Object-oriented Language C++", Software - Practice and Experience, vol. 22(2) February 1992, pp. 137-172.
19. C. Paillard, "An STS-OC3 SONET/ STM-1 SDH ATM Physical layer implementation and Application to an ATM Data Generator", RD-31 note 95-04 February 1995.
20. L. Gustafsson et al, "A 155 Mbit/s VME to ATM interface with special features for event building applications based on ATM switching fabrics", RD-31 note 94-11, November 1994.
21. S/ATM 4615, V/ATM 5215 Adapters User's Guide, Interphase corp., June, 1994.