CMOS analog circuit for Gaussian functions

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 43, Issue 1, 1996, Pages 70-74

  Madrenas, J ^a   Verleysen, M ^a   Thissen, P ^a   Voz, J L ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; CONSTRAINT THEORY; CURRENT VOLTAGE CHARACTERISTICS; FUNCTIONS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; MOSFET DEVICES; OPTIMIZATION; PIECEWISE LINEAR TECHNIQUES; SIGNAL PROCESSING; SILICON ON INSULATOR TECHNOLOGY;

CMOS ANALOG CIRCUIT; GAUSSIAN FUNCTIONS; PIECEWISE LINEAR APPROXIMATIONS;

CMOS INTEGRATED CIRCUITS;

EID: 0029770087     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.481479     Document Type: Article

References (13)

1. R. P. Lippmann Pattern classification using neural networks IEEE Commun. Mag. 47 64 Nov. 1989
2. C. Jutten P. Comon New Trends in Neural Computation 119 124 June 1993 Springer Verlag New York Neural Bayesian classifier
3. M. Verleysen An analog processor architecture for a neural network classifier IEEE MICRO 14 16 28 June 1994
4. S. S. Watkins P. M. Chau R. Tawel A radial basis function neuro-computer implemented with analog VLSI circuits Proc. IEEE/INNS Int. Joint Conf. Neural Net II 607 612 Proc. IEEE/INNS Int. Joint Conf. Neural Net Baltimore MD 1992-June
5. J. Choi B. J. Sheu J. C.-F. Chang A Gaussian synapse circuit for analog VLSI neural circuits IEEE Trans. VLSI Syst. 2 129 133 Mar. 1994
6. K. Bult H. Wallinga A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation IEEE J. Solid-State Circuits SC-22 357 365 June 1987
7. R. J. Widlar Some circuit design techniques for linear integrated circuits IEEE Trans. Circuit Theory CT-12 586 590 Dec. 1965
8. E. A. Vittoz The design of high-performance analog circuits on digital CMOS chips IEEE J. Solid-State Circuits SC-20 948 955 June 1985
9. M. J. M. Pelgrom Matching properties of MOS transistors IEEE J. Solid-State Circuits 24 1433 1440 Oct. 1989
10. K. R. Lakshmikumar Characterisation and modeling of mismatch in MOS transistors for precision analog design IEEE J. Solid-State Circuits SC-21 1057 1066 Dec. 1986
11. P. Thissen M. Verleysen J. D. Legat Matching properties of CMOS SOI transistors MICRONEURO '94 MICRONEURO '94 Torino Italy 1994-Sept.-26-28
12. D. C. Stone Analog CMOS building blocks for custom and semicustom applications IEEE Trans. Electron Devices ED-31 189 195 Feb. 1984
13. H. Oguey S. Cseverny MOS modeling at low current density Summer course on Process and Device Modeling Summer course on Process and Device Modeling Belgium 1983 KU Leuven