|
|
|
Volumn 6, Issue , 1996, Pages 3314-3317
|
|
Real-time scheduling for pipelined execution of data flow graphs on a realistic multiprocessor architecture
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
ALGORITHMS;
COMPUTER ARCHITECTURE;
CRITICAL PATH ANALYSIS;
DATA HANDLING;
GRAPHIC METHODS;
ITERATIVE METHODS;
MATHEMATICAL MODELS;
MICROPROCESSOR CHIPS;
PARALLEL PROCESSING SYSTEMS;
PIPELINE PROCESSING SYSTEMS;
REAL TIME SYSTEMS;
VLSI CIRCUITS;
DATA FLOW GRAPHS;
REAL TIME SCHEDULING;
DIGITAL SIGNAL PROCESSING;
|
|
EID: 0029770007
PISSN: 07367791
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
|
Times cited : (8)
|
|
References (14)
|
