Optimizing DSP flow graphs via schedule-based multidimensional retiming

IEEE Transactions on Signal Processing

Volumn 44, Issue 1, 1996, Pages 150-155

  Passos, Nelson Luiz ^a   Sha, Edwin Hsing Mean ^a   Bass, Steven C ^a  

^a University of Notre Dame   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; GRAPH THEORY; ITERATIVE METHODS; LINEAR PROGRAMMING; MATHEMATICAL TRANSFORMATIONS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PARTIAL DIFFERENTIAL EQUATIONS; PIPELINE PROCESSING SYSTEMS; REAL TIME SYSTEMS; SCHEDULING;

FETTWEIS METHOD; MULTIDIMENSIONAL FLOW GRAPH; MULTIDIMENSIONAL SYSTEMS; RETIMING TECHNIQUE;

DIGITAL SIGNAL PROCESSING;

EID: 0029755361     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/78.482026     Document Type: Article

References (9)

1. L.-F. Chao and E. H.-M. Sha, "Static scheduling of uniform nested loops," in Proc. 7th Int. Parallel Process. Symp., Newport Beach, CA, Apr. 1993, pp. 1421-1424.
2. A. Darte and Y. Robert, "Constructive methods for scheduling uniform loop nests," IEEE Trans. Parallel Distrib. Syst., vol. 5, no. 8, pp. 814-822, 1994.
3. A. Fettweis and G. Nitsche, "Numerical integration of partial differential equations using principles of multidimensional wave digital filters, J. VLSI Signal Processing, vol. 3, pp. 7-24, 1991.
4. L. Lamport, "The parallel execution of DO loops,"Commun. ACM SIGPLAN, vol. 17, no. 2, pp. 82-93, Feb. 1974.
5. M. Lam, "Software pipelining: an effective scheduling for VLIW machines," inACM SIGPLAN Conf. Prog. Lang. Design and Implement., 1988, pp. 318-328.
6. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.
7. L.-S. Liu, C.-W. Ho, and J.-P. Sheu, "On the parallelism of nested for-loops using index shift method,"in Proc. 1990 Int. Conf. Parallel Processing, vol. 2, pp. 119-123.
8. K. K. Parhi and D. O. Messerschmitt, "Concurrent architectures for two-dimensional recursive digital filtering," IEEE Trans. Circuits Syst., vol. 36, no. 6, pp. 813-829, 1989.
9. P. Quinton and Y. Robert, Systolic Algorithms and Architectures. Hertfordshire, UK: Prentice-Hall International, 1991.